

## Product Overview

The NSI824x devices are high reliability quad-channel digital isolators. The NSI824x device is safety certified by UL1577 support several insulations withstand voltages (3kVrms, 5kVrms, 8kVrms), while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSI824x is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 250kV/μs. The NSI824x device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSI824x device supports to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use. AEC-Q100 (Grade 1) option is provided for all devices.

## Key Features

- Up to 8000V<sub>rms</sub> Insulation voltage
- Date rate: DC to 150Mbps
- Power supply voltage: 2.5V to 5.5V
- AEC-Q100 Grade 1 available for all devices
- High CMTI: 250kV/μs
- Chip level ESD: HBM: ±8kV
- Robust Electromagnetic Compatibility (EMC)
  - System-Level ESD, EFT, and Surge Immunity
  - Low Emissions
- Default output high level or low-level option
- Low power consumption: 1.5mA/ch (1 Mbps)
- Low propagation delay: <15ns
- Operation temperature: -40°C~125°C
- RoHS-compliant packages:
  - SOP16(300mil)
  - SSOP16
  - SOP16(600mil)

## Safety Regulatory Approvals

- UL recognition: up to 8000V<sub>rms</sub> for 1 minute per UL1577
- CQC certification per GB4943.1
- CSA component notice 5A
- DIN EN IEC 60747-17 (VDE 0884-17)

## Applications

- Industrial automation system
- Isolated SPI, RS232, RS485
- General-purpose multichannel isolation
- Motor control

## Device Information

Part Number	Package	Body Size	
NSI824xWx-Q1SWR	SOP16(300mil)	10.30mm 7.50mm	x
NSI824xSx-Q1SSR	SSOP16	4.90mm × 3.90mm	
NSI824xWx-Q1SWWR	SOP16(600mil)	10.52mm 14.0mm	x

## Functional Block Diagrams




Figure 1. NSI824x Block Diagram

## INDEX

1. PIN CONFIGURATION AND FUNCTIONS .....	3
2. ABSOLUTE MAXIMUM RATINGS .....	3
3. RECOMMENDED OPERATING CONDITIONS .....	4
4. THERMAL INFORMATION .....	5
5. SPECIFICATIONS .....	5
5.1. ELECTRICAL CHARACTERISTICS .....	5
5.2. SUPPLY CURRENT CHARACTERISTICS – 5V SUPPLY .....	6
5.3. SUPPLY CURRENT CHARACTERISTICS –3.3V SUPPLY .....	6
5.4. SUPPLY CURRENT CHARACTERISTICS–2.5V SUPPLY.....	7
5.5. SWITCHING CHARACTERISTICS - 5V SUPPLY .....	8
5.6. SWITCHING CHARACTERISTICS - 3.3V SUPPLY .....	8
5.7. SWITCHING CHARACTERISTICS - 2.5V SUPPLY .....	9
5.8. TYPICAL PERFORMANCE CHARACTERISTICS .....	9
5.9. PARAMETER MEASUREMENT INFORMATION .....	11
6. HIGH VOLTAGE FEATURE DESCRIPTION .....	13
6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....	13
6.2. INSULATION CHARACTERISTICS .....	13
6.3. SAFETY-LIMITING VALUES .....	15
6.4. REGULATORY INFORMATION.....	16
7. FUNCTION DESCRIPTION .....	18
7.1. OVERVIEW .....	18
7.2. OOK MODULATION .....	19
8. APPLICATION NOTE.....	20
8.1. TYPICAL APPLICATION CIRCUIT.....	20
8.2. PCB LAYOUT.....	20
8.3. HIGH SPEED PERFORMANCE .....	21
8.4. TYPICAL SUPPLY CURRENT EQUATIONS .....	21
9. PACKAGE INFORMATION.....	22
10. ORDER INFORMATION.....	25
11. DOCUMENTATION SUPPORT .....	26
12. TAPE AND REEL INFORMATION .....	27
13. REVISION HISTORY.....	31

## 1. Pin Configuration and Functions




Figure 1.1 NSI8240W Package




Figure 1.2 NSI8241W Package




Figure 1.3 NSI8242W Package

Table 1.1 NSI8240W/ NSI8241W/ NSI8242W Pin Configuration and Description

NSI8240 W PIN NO.	NSI8241 W PIN NO.	NSI8242 W PIN NO.	SYMBOL	FUNCTION
1	1	1	VDD <sub>1</sub>	Power Supply for Isolator Side 1
2	2	2	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
3	3	3	INA	Logic Input A
4	4	4	INB	Logic Input B
5	5	12	INC	Logic Input C
6	11	11	IND	Logic Input D
7	7	7	NC/ EN <sub>1</sub>	No Connection. Or Output Enable 1. Active high logic input. When EN <sub>1</sub> is high or NC, the output of Side 1 is enabled. When EN <sub>1</sub> is low, the output of Side 1 is disabled to high impedance state.
8	8	8	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
9	9	9	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
10	10	10	EN <sub>2</sub>	Output Enable 2. Active high logic input. When EN <sub>2</sub> is high or NC, the output of Side 2 is enabled. When EN <sub>2</sub> is low, the output of Side 2 is disabled to high impedance state.
11	6	6	OUTD	Logic Output D
12	12	5	OUTC	Logic Output C
13	13	13	OUTB	Logic Output B
14	14	14	OUTA	Logic Output A
15	15	15	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
16	16	16	VDD <sub>2</sub>	Power Supply for Isolator Side 2

## 2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD1, VDD2	-0.5		6.5	V	
Maximum Input Voltage	VINA, VINB, VINC, VIND	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Output Voltage	VOUTA, VOUTB, VOUTC, VOUTD	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Input/Output Pulse Voltage	VINA, VINB, VINC, VIND, VOUTA, VOUTB, VOUTC, VOUTD	-0.8		VDD+0.8	V	Pulse width should be less than 100ns, and the duty cycle should be less than 10%
Output current	I <sub>o</sub>	-15		15	mA	
Operating Temperature	T <sub>opr</sub>	-40		125	°C	
Junction Temperature	T <sub>J</sub>			150	°C	
Storage Temperature	T <sub>stg</sub>	-65		150	°C	
Electrostatic discharge	HBM			±8000	V	
	CDM			±2000	V	

### 3. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD1, VDD2	2.5		5.5	V
Operating Temperature	T <sub>opr</sub>	-40		125	°C
High Level Input Voltage	VIH	2			V
Low Level Input Voltage	VIL			0.8	V
Data rate	DR			150	Mbps

## 4. Thermal Information

Parameters	Symbol	SOP16(300mil) )	SSOP16	SOP16(600mil) )	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	78.9	140	78.9	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC\ (top)}$	41.6	54.4	41.1	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	43.6	51.9	49.5	°C/W

## 5. Specifications

### 5.1. Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V,  $T_A=-40^\circ\text{C}$  to  $125^\circ\text{C}$ . Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V,  $T_A = 25^\circ\text{C}$ )

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power on Reset	$V_{DD_{POR}}$	2	2.2	2.4	V	POR threshold as during power-up
	$V_{DD_{HYS}}$		0.1		V	POR threshold Hysteresis
Rising input switching threshold	$V_{IT+}$		1.6	2	V	
Falling input switching threshold	$V_{IT-}$	0.8	1.2		V	
Input threshold voltage hysteresis	$V_{I(HYS)}$		0.4		V	
High Level Output Voltage	$V_{OH}$	$VDD - 0.4$			V	$I_{OH} = -4\text{mA}$
Low Level Output Voltage	$V_{OL}$			0.4	V	$I_{OL} = 4\text{mA}$
Output Impedance	$R_{out}$		50		ohm	
Input Pull high or low Current	$I_{pull}$		8	15	uA	
Start Up Time after POR	$t_{rbs}$		10		μs	
Common Mode Transient Immunity	CMTI	$\pm 200$	$\pm 250$		kV/μs	See <a href="#">Figure 5.11</a> , $C_L = 15\text{pF}$

## 5.2. Supply Current Characteristics – 5V Supply

( $VDD1=5V \pm 10\%$ ,  $VDD2=5V \pm 10\%$ ,  $T_A=-40^\circ C$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $VDD1 = 5V$ ,  $VDD2 = 5V$ ,  $T_A = 25^\circ C$ )

Parameters	Symbol	Min	Typ	Max	Unit	Comments
<b>NSI8240</b>						
	$I_{DD1}(Q0)$		1.24	2.04	mA	All Input 0V for NSI8240x0 Or All Input at supply for NSI8240x1
	$I_{DD2}(Q0)$		2.94	4.84	mA	
	$I_{DD1}(Q1)$		5.26	8.68	mA	All Input at supply for NSI8240x0
	$I_{DD2}(Q1)$		3.02	4.98	mA	Or All Input 0V for NSI8240x1
	$I_{DD1}(1M)$		3.4	5.1	mA	All Input with 1Mbps,
	$I_{DD2}(1M)$		2.78	4.39	mA	$C_L=15pF$
	$I_{DD1}(10M)$		3.56	5.34	mA	All Input with 10Mbps,
	$I_{DD2}(10M)$		4.26	6.68	mA	$C_L=15pF$
	$I_{DD1}(100M)$		4.98	7.47	mA	All Input with 100Mbps,
	$I_{DD2}(100M)$		18.44	38.12	mA	$C_L=15pF$
<b>NSI8241</b>						
Supply current	$I_{DD1}(Q0)$		1.66	2.74	mA	All Input 0V for NSI8241x0 Or All Input at supply for NSI8241x1
	$I_{DD2}(Q0)$		2.51	4.14	mA	
	$I_{DD1}(Q1)$		4.70	7.76	mA	All Input at supply for NSI8241x0
	$I_{DD2}(Q1)$				mA	Or All Input 0V for NSI8241x1
	$I_{DD1}(1M)$		3.25	4.875	mA	All Input with 1Mbps,
	$I_{DD2}(1M)$		2.94	4.41	mA	$C_L=15pF$
	$I_{DD1}(10M)$		3.74	5.61	mA	All Input with 10Mbps,
	$I_{DD2}(10M)$		4.09	6.135	mA	$C_L=15pF$
	$I_{DD1}(100M)$		8.35	12.76	mA	All Input with 100Mbps,
	$I_{DD2}(100M)$		15.08	29.67	mA	$C_L=15pF$
<b>NSI8242</b>						
$I_{DD1}(Q0)$		2.09	3.44	mA	All Input 0V for NSI8242x0 Or All Input at supply for NSI8242x1	
$I_{DD2}(Q0)$		2.09	3.44	mA		
$I_{DD1}(Q1)$		4.14	6.83	mA	All Input at supply for NSI8242x0	
$I_{DD2}(Q1)$				mA	Or All Input 0V for NSI8242x1	
$I_{DD1}(1M)$		3.09	4.635	mA	All Input with 1Mbps,	
$I_{DD2}(1M)$		3.09	4.635	mA	$C_L=15pF$	
$I_{DD1}(10M)$		3.91	5.865	mA	All Input with 10Mbps,	
$I_{DD2}(10M)$		3.91	5.865	mA	$C_L=15pF$	
$I_{DD1}(100M)$		11.71	21.22	mA	All Input with 100Mbps,	
$I_{DD2}(100M)$		11.71	21.22	mA	$C_L=15pF$	

## 5.3. Supply Current Characteristics – 3.3V Supply

( $VDD1=3.3V \pm 10\%$ ,  $VDD2=3.3V \pm 10\%$ ,  $T_A=-40^\circ C$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $VDD1 = 3.3V$ ,  $VDD2 = 3.3V$ ,  $T_A = 25^\circ C$ )

Parameters	Symbol	Min	Typ	Max	Unit	Comments
<b>NSI8240</b>						
Supply current	$I_{DD1}(Q0)$		1.19	1.96	mA	All Input 0V for NSI8240x0 Or All Input at supply for NSI8240x1
	$I_{DD2}(Q0)$		2.87	4.74	mA	
	$I_{DD1}(Q1)$		5.21	8.59	mA	All Input at supply for NSI8240x0
	$I_{DD2}(Q1)$				mA	Or All Input 0V for NSI8240x1
	$I_{DD1}(1M)$		3.32	4.98	mA	All Input with 1Mbps,
	$I_{DD2}(1M)$		2.62	4.22	mA	$C_L=15pF$
	$I_{DD1}(10M)$		3.42	5.13	mA	All Input with 10Mbps,

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I <sub>DD2</sub> (10M)		3.60	5.72	mA	C <sub>L</sub> =15pF
	I <sub>DD1</sub> (100M)		4.40	6.6	mA	All Input with 100Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (100M)		13.00	25.73	mA	
<b>NSI8241</b>						
	I <sub>DD1</sub> (Q0)		1.61	2.66	mA	All Input 0V for NSI8241x0 Or All Input at supply for NSI8241x1
	I <sub>DD2</sub> (Q0)		2.45	4.04	mA	
	I <sub>DD1</sub> (Q1)		4.64	7.66	mA	All Input at supply for NSI8241x0
	I <sub>DD2</sub> (Q1)		3.51	5.79	mA	Or All Input 0V for NSI8241x1
	I <sub>DD1</sub> (1M)		3.15	4.725	mA	All Input with 1Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (1M)		2.80	4.2	mA	
	I <sub>DD1</sub> (10M)		3.47	5.205	mA	All Input with 10Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (10M)		3.56	5.34	mA	
	I <sub>DD1</sub> (100M)		6.55	9.825	mA	All Input with 100Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (100M)		10.85	20.31	mA	
<b>NSI8242</b>						
	I <sub>DD1</sub> (Q0)		2.03	3.35	mA	All Input 0V for NSI8242x0 Or All Input at supply for NSI8242x1
	I <sub>DD2</sub> (Q0)		2.03	3.35	mA	
	I <sub>DD1</sub> (Q1)		4.08	6.72	mA	All Input at supply for NSI8242x0
	I <sub>DD2</sub> (Q1)		4.08	6.72	mA	Or All Input 0V for NSI8242x1
	I <sub>DD1</sub> (1M)		2.97	4.455	mA	All Input with 1Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (1M)		2.97	4.455	mA	
	I <sub>DD1</sub> (10M)		3.51	5.265	mA	All Input with 10Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (10M)		3.51	5.265	mA	
	I <sub>DD1</sub> (100M)		8.70	14.93	mA	All Input with 100Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (100M)		8.70	14.93	mA	

#### 5.4. Supply Current Characteristics–2.5V Supply

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 2.5V,  
VDD2 = 2.5V, T<sub>A</sub> = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
<b>NSI8240</b>						
Supply current	I <sub>DD1</sub> (Q0)		1.17	1.92	mA	All Input 0V for NSI8240x0 Or All Input at supply for NSI8240x1
	I <sub>DD2</sub> (Q0)		2.83	4.66	mA	
	I <sub>DD1</sub> (Q1)		5.13	8.46	mA	All Input at supply for NSI8240x0
	I <sub>DD2</sub> (Q1)		2.89	4.77	mA	Or All Input 0V for NSI8240x1
	I <sub>DD1</sub> (1M)		3.28	4.92	mA	All Input with 1Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (1M)		2.54	4.1	mA	
	I <sub>DD1</sub> (10M)		3.34	5.01	mA	All Input with 10Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (10M)		3.30	5.23	mA	
	I <sub>DD1</sub> (100M)		3.96	5.94	mA	All Input with 100Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (100M)		10.44	20.15	mA	
<b>NSI8241</b>						
	I <sub>DD1</sub> (Q0)		1.58	2.61	mA	All Input 0V for NSI8241x0 Or All Input at supply for NSI8241x1
	I <sub>DD2</sub> (Q0)		2.41	3.98	mA	
	I <sub>DD1</sub> (Q1)		4.57	7.54	mA	All Input at supply for NSI8241x0
	I <sub>DD2</sub> (Q1)		3.45	5.69	mA	Or All Input 0V for NSI8241x1
	I <sub>DD1</sub> (1M)		3.10	4.65	mA	All Input with 1Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (1M)		2.73	4.095	mA	
	I <sub>DD1</sub> (10M)		3.33	4.995	mA	All Input with 10Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (10M)		3.31	4.965	mA	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I <sub>DD1</sub> (100M)		5.58	8.37	mA	All Input with 100Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (100M)		8.82	16.05	mA	
<b>NSI8242</b>						
	I <sub>DD1</sub> (Q0)		2.00	3.29	mA	All Input 0V for NSI8242x0 Or All Input at supply for NSI8242x1
	I <sub>DD2</sub> (Q0)		2.00	3.29	mA	
	I <sub>DD1</sub> (Q1)		4.01	6.62	mA	All Input at supply for NSI8242x0
	I <sub>DD2</sub> (Q1)			6.62	mA	Or All Input 0V for NSI8242x1
	I <sub>DD1</sub> (1M)		2.91	4.365	mA	All Input with 1Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (1M)		2.91	4.365	mA	
	I <sub>DD1</sub> (10M)		3.32	4.98	mA	All Input with 10Mbps, C <sub>L</sub> =15pF
	I <sub>DD2</sub> (10M)		3.32	4.98	mA	
	I <sub>DD1</sub> (100M)		7.20	12.21	mA	All Input with 100Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (100M)		7.20	12.21	mA	

## 5.5. Switching Characteristics - 5V Supply

(VDD1=5V± 10%, VDD2=5V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at **VDD1 = 5V, VDD2 = 5V, T<sub>A</sub> = 25°C**)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t <sub>PLH</sub>	2.5	6.54	15	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
	t <sub>PHL</sub>	2.5	8.30	15	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Pulse Width Distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	PWD			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Rising Time	t <sub>r</sub>			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Falling Time	t <sub>f</sub>			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Peak Eye Diagram Jitter	t <sub>JIT</sub> (PK)		350		ps	
Channel-to-Channel Delay Skew	t <sub>sk</sub> (c2c)			2.5	ns	
Part-to-Part Delay Skew	t <sub>sk</sub> (p2p)			5.0	ns	
Disable high to Tri-State	t <sub>PHZ</sub>		10.0	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Enable to Data high Valid	t <sub>PZH</sub>		8.3	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Disable low to Tri-State	t <sub>PLZ</sub>		10.2	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Enable to Data high Valid	t <sub>PZL</sub>		8.6	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k

## 5.6. Switching Characteristics - 3.3V Supply

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at **VDD1 = 3.3V, VDD2 = 3.3V, T<sub>A</sub> = 25°C**)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t <sub>PLH</sub>	2.5	7.5	15	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
	t <sub>PHL</sub>	2.5	8.7	15	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Pulse Width Distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	PWD			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Rising Time	t <sub>r</sub>			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Falling Time	t <sub>f</sub>			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Peak Eye Diagram Jitter	t <sub>JIT</sub> (PK)		350		ps	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Channel-to-Channel Delay Skew	tsk(c2c)			2.5	ns	
Part-to-Part Delay Skew	tsk(p2p)			5.0	ns	
Disable high to Tri-State	t <sub>PHZ</sub>		11.6	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Enable to Data high Valid	t <sub>PZH</sub>		11.7	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Disable low to Tri-State	t <sub>PLZ</sub>		14.5	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Enable to Data high Valid	t <sub>PZL</sub>		11.8	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k

## 5.7. Switching Characteristics - 2.5V Supply

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at **VDD1 = 2.5V, VDD2 = 2.5V, T<sub>A</sub> = 25°C**)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t <sub>PLH</sub>	2.5	9.0	15	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
	t <sub>PHL</sub>	2.5	9.3	15	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Pulse Width Distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	PWD			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Rising Time	t <sub>r</sub>			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Falling Time	t <sub>f</sub>			5.0	ns	See <a href="#">Figure 5.9</a> , C <sub>L</sub> = 15pF
Peak Eye Diagram Jitter	t <sub>JIT(PK)</sub>		350		ps	
Channel-to-Channel Delay Skew	tsk(c2c)			2.5	ns	
Part-to-Part Delay Skew	tsk(p2p)			5.0	ns	
Disable high to Tri-State	t <sub>PHZ</sub>		12.2	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Enable to Data high Valid	t <sub>PZH</sub>		17.0	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Disable low to Tri-State	t <sub>PLZ</sub>		17.2	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k
Enable to Data high Valid	t <sub>PZL</sub>		17.8	30	ns	See <a href="#">Figure 5.10</a> , C <sub>L</sub> = 15pF, R <sub>L</sub> =1k

## 5.8. Typical Performance Characteristics




Figure 5.1 NSI8240 VDD1 Supply Current vs Data Rate




Figure 5.2 NSI8240 VDD2 Supply Current vs




Figure 5.3 NSI8241 VDD1 Supply Current vs Data Rate  
Data Rate




Figure 5.4 NSI8241 VDD2 Supply Current vs




Figure 5.5 NSI8242 VDD1 Supply Current vs Data Rate  
Data Rate




Figure 5.6 NSI8242 VDD2 Supply Current vs




Figure 5.7 Rising Edge Propagation Delay Vs Temp  
Vs Temp





Figure 5.8 Falling Edge Propagation Delay

## 5.9. Parameter Measurement Information



(1) Input Generator Characteristics : PRR  $\leq$  50kHz,  $t_r \leq 3\text{ns}$ ,  $t_f \leq 3\text{ns}$ , Duty cycle = 50%,  $Z_0 = 50 \Omega$ .

Figure 5.9 Switching Characteristics Test Circuit and Waveform




Figure 5.10 Enable/Disable Propagation Delay Time Test Circuit and Waveform




Figure 5.11 Common-Mode Transient Immunity Test Circuit



## 6. High Voltage Feature Description

### 6.1. Insulation and Safety Related Specifications

<b>Parameters</b>		<b>Symbol</b>	<b>Value</b>			<b>Unit</b>	<b>Comments</b>
SOP16 (300mil)	SSOP16	SOP16 (600mil)					
Minimum External Clearance	CLR	8	3.9	15	mm	IEC 60664-1:2007	
Minimum External Creepage	CPG	8	3.9	15	mm	IEC 60664-1:2007	
Distance Through Insulation	DTI		28		μm	Distance through insulation	
Tracking Resistance (Comparative Index)	CTI	>600	>600	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112	
Material Group		I	I	I		IEC 60664-1	

<b>Description</b>			<b>Test Condition</b>		<b>Value</b>			
			SOP16 (300mil)	SSOP16	SOP16 (600mil)			
Overvoltage Category per IEC60664-1	Category per IEC60664-1	For Rated Mains Voltage ≤ 150Vrms	I to IV	I to IV	I to IV			
		For Rated Mains Voltage ≤ 300Vrms	I to IV	I to III	I to IV			
		For Rated Mains Voltage ≤ 600Vrms	I to IV	I to II	I to IV			
		For Rated Mains Voltage ≤ 1000Vrms	I to III	I	I to IV			
Climatic Classification			40/125/21					
Pollution Degree per DIN VDE 0110			2					

### 6.2. Insulation Characteristics

<b>Description</b>		<b>Test Condition</b>	<b>Symbol</b>	<b>Value</b>			<b>Unit</b>
			I	SOP16 (300mil)	SSOP16	SOP16 (600mil)	
Maximum repetitive isolation voltage			$V_{IORM}$	2121	565	2121	$V_{PEA}$
Maximum working isolation voltage		AC Voltage	$V_{IOWM}$	1500	400	1500	$V_{RMS}$
		DC Voltage		2121	565	2121	$V_{DC}$
Apparent Charge		Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$ , $t_{ini}=60\text{ s}$ , $V_{pd(m)}=1.2*V_{IORM}$ , $t_m=10\text{ s}$ .	$Q_{pd}$	<5	\	<5	pC

Description	Test Condition	Symbol	Value	Unit		
			SOP16 (300mil)	SSOP16	SOP16 (600mil)	
	<p>Method a, after environmental tests subgroup 1, <math>V_{ini}=V_{IOTM}</math>, <math>t_{ini}=60s</math>, <math>V_{pd(m)}=1.6*V_{IORM}</math>, <math>t_m=10s</math></p> <p>Method b, routine test (100% production) and preconditioning (type test); <math>V_{ini}=1.2*V_{IOTM}</math>, <math>t_{ini}=1s</math>  <math>V_{pd(m)}=1.875*V_{IORM}</math>, <math>t_m=1s</math> (method b1) or  <math>V_{pd(m)}=V_{ini}</math>, <math>t_m=t_{ini}</math> (method b2)</p>	$Q_{pd}$				
Apparent Charge	<p>Method a, after Input/output safety test subgroup 2/3, <math>V_{ini}=V_{IOTM}</math>, <math>t_{ini} = 60 s</math>, <math>V_{pd(m)}=1.2*V_{IORM}</math>, <math>t_m=10s</math>.</p> <p>Method a, after environmental tests subgroup 1, <math>V_{ini}=V_{IOTM}</math>, <math>t_{ini}=60s</math>, <math>V_{pd(m)}=1.3*V_{IORM}</math>, <math>t_m=10s</math></p>		\	<5	\	
	<p>Method b, routine test (100% production) and preconditioning (type test); <math>V_{ini}=1.2*V_{IOTM}</math>, <math>t_{ini}=1s</math>  <math>V_{pd(m)}=1.5*V_{IORM}</math>, <math>t_m=1s</math> (method b1) or  <math>V_{pd(m)}=V_{ini}</math>, <math>t_m=t_{ini}</math> (method b2)</p>					
Maximum transient isolation voltage	$t = 60 \text{ sec}$	$V_{IOTM}$	8000	5000	12000	$V_{PEAK}$
Maximum impulse voltage	Tested in air, 1.2/50- $\mu\text{s}$ waveform per IEC62368-1	$V_{IMP}$	6250	5384	6250	$V_{PEAK}$
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50 $\mu\text{s}$ waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	$V_{IOSM}$	10000	7000	10000	$V_{PEAK}$
Isolation resistance	$V_{IO} = 500V$ , $T_{amb} = 25^\circ\text{C}$	$R_{IO}$	$>10^{12}$	$>10^{12}$	$>10^{12}$	$\Omega$
	$V_{IO} = 500V$ , $100^\circ\text{C} \leq T_{amb} \leq 125^\circ\text{C}$	$R_{IO}$	$>10^{11}$	$>10^{11}$	$>10^{11}$	$\Omega$
	$V_{IO} = 500V$ , $T_{amb} = T_s$	$R_{IO}$	$>10^9$	$>10^9$	$>10^9$	$\Omega$

<b>Description</b>	<b>Test Condition</b>	<b>Symbol</b>	<b>Value</b>		<b>Unit</b>
			SOP16 (300mil)	SSOP16	
Isolation capacitance	f = 1MHz	C <sub>ISO</sub>	0.8	0.8	0.8 pF
<b>UL1577</b>					
Insulation voltage per UL	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification), V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production test)	V <sub>ISO</sub>	5000	3000	8000 V <sub>RMS</sub>

### 6.3. Safety-Limiting Values

Reinforced isolation safety-limiting values as outlined in VDE-0884-17 of NSI824x-Q1SWR (SOP16(300mil)/SOP16(600mil))

<b>Description</b>	<b>Test Condition</b>	<b>Value</b>	<b>Unit</b>
Safety Supply Power	R <sub>θJA</sub> = 78.9 °C/W <sup>1)</sup> , T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	1584	mW
Safety Supply Current	R <sub>θJA</sub> = 78.9 °C/W <sup>1)</sup> , V <sub>I</sub> = 5V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	316.8	mA
Safety Temperature <sup>2)</sup>		150	°C

- Calculate with the junction-to-air thermal resistance, R<sub>θJA</sub>, of SOP16(300mil)/SOP16(600mil) package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- The maximum safety temperature has the same value as the maximum junction temperature (T<sub>J</sub>) specified for the device.




Figure 6.1 NSI824xW Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17)

Basic isolation safety-limiting values as outlined in VDE-0884-17 of NSI824x-Q1SSR (SSOP16)

<b>Description</b>	<b>Test Condition</b>	<b>Value</b>	<b>Unit</b>
Safety Supply Power	R <sub>θJA</sub> = 140°C/W <sup>1)</sup> , T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	880	mW
Safety Supply Current	R <sub>θJA</sub> = 140°C/W <sup>1)</sup> , V <sub>I</sub> = 5V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	176	mA
Safety Temperature <sup>2)</sup>		150	°C

- Calculate with the junction-to-air thermal resistance, R<sub>θJA</sub>, of SSOP16 package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- The maximum safety temperature has the same value as the maximum junction temperature (T<sub>J</sub>) specified for the device.

device.




Figure 6.2 NSI824xS Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17)

## 6.4. Regulatory Information

The NSI824xW-Q1SWR are approved or pending approval by the organizations listed in table.

CUL	VDE	CQC	TUV
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1-2022
Single Protection, 5000V <sub>rms</sub> Isolation voltage	Single Protection, 5000V <sub>rms</sub> Isolation voltage	Reinforced Insulation V <sub>IORM</sub> =2121Vpeak V <sub>IOTM</sub> =8000Vpeak V <sub>IosM</sub> =10000Vpeak	Reinforced insulation
E500602	E500602	File (40052820)	CQC20001264939
			R50574061

The NSI824xS-Q1SSR are approved or pending approval by the organizations listed in table.

CUL	VDE	CQC	TUV
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1-2022
Single Protection, 3000V <sub>rms</sub> Isolation voltage	Single Protection, 3000V <sub>rms</sub> Isolation voltage	Basic Insulation V <sub>IORM</sub> =565Vpeak V <sub>IOTM</sub> =5000Vpeak V <sub>IosM</sub> =7000Vpeak	Basic insulation
E500602	E500602	File (40057024)	CQC23001391258
			R50574061

The NSI824xWx-Q1SWWR are approved or pending approval by the organizations listed in table.

<b>CUL</b>	<b>VDE</b>	<b>CQC</b>	<b>TUV</b>
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1-2022
Single Protection, 8500V <sub>rms</sub> Isolation voltage	Single Protection, 8500V <sub>rms</sub> Isolation voltage	Reinforced Insulation V <sub>IORM</sub> =2121Vpeak V <sub>IOTM</sub> =12000Vpeak V <sub>IosM</sub> =12800Vpeak	Reinforced insulation  5000Vrms for 1min
E500602	E500602	File (40052820)	CQC23001379406

## 7. Function Description

### 7.1. Overview

The NSI824x is a Quad-channel digital isolator based on a capacitive isolation barrier technique. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSI824x devices are high reliability quad-channel digital isolator with AEC-Q100 qualified. The NSI824x device is safety certified by UL1577 support 8kV<sub>rms</sub> insulation withstand voltages, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSI824x is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 200kV/μs. The NSI824x device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSI824x device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

The NSI824x has a default output status when VDDIN is unready and VDDOUT is ready as shown in Table 7.1, which helps for diagnosis when power is missing at the transmitter side. The output B follows the same status with the input A after powering up.

Table 7.1 Output status vs. power status

<i>Input<sup>1</sup></i>	<i>EN<sub>x</sub><sup>2</sup></i>	<i>VDD1 status</i>	<i>VDD2 status</i>	<i>Output</i>	<i>Comment</i>
H	H or NC	Ready	Ready	H	Normal operation.
L	H or NC	Ready	Ready	L	
X	L	Ready	Ready	Z	Output Disabled, the output is high impedance
X	H or NC	Unready	Ready	L(NSI824xx0) H(NSI824xx1)	The output follows the same status with the input after input side VDD1 is powered on.
X	L	Unready	Ready	Z	Output Disabled, the output is high impedance
X	X	Ready	Unready	Undetermined	The output follows the same status with the input after output side VDD2 is powered on.

Note: H=Logic high; L=Logic low; X=Logic low or logic high  
VDD1 is input side power; VDD2 is output side power.

- (1) There is a protection diode between the input and the VDDIN. When the VDDIN is floating, the strong drive signal through the input pin will put the VDDIN in an indeterminate state.
- (2) The EN<sub>x</sub> is output side enable.

## 7.2. OOK Modulation

NSI824x is based on a capacitive isolation barrier technique and the digital signal is modulated with RF carrier generated by the internal oscillator at the transmitter side, as shown in Fig.1, then it is transferred through the capacitive isolation barrier and demodulated at the receiver side. The modulation uses OOK modulation technique with key benefits of high noise immunity and low radiation EMI.




Figure 7.1 Single Channel Function Block Diagram




Figure 7.2 OOK Modulation

## 8. Application Note

### 8.1. Typical Application Circuit




Figure 8.1 Typical PWM isolation circuit for IPM

### 8.2. PCB Layout

The NSI824x requires a  $0.1\ \mu F$  bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 8.2 to Figure 8.3 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. To enhance the robustness of a design, the user may also include resistors ( $50\text{--}300\ \Omega$ ) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately  $50\ \Omega$ ,  $\pm 40\%$ . When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.




Figure 8.2 Recommended PCB Layout — Top Layer




Figure 8.3 Recommended PCB Layout — Bottom Layer

### 8.3. High Speed Performance

Figure 8.4 shows the eye diagram of NSI824x-Q1 at 50Mbps data rate output. The result shows a typical measurement on NSI824x-Q1 with low jitter and wide open eye characteristics.




Figure 8.4 Eye Diagram at 50Mbps PRBS  $2^{16}-1$ , 2.5V and 25°C

### 8.4. Typical Supply Current Equations

The typical supply current of NSI824x can be calculated using below equations.  $I_{DD1}$  and  $I_{DD2}$  are typical supply currents measured in mA,  $f$  is data rate measured in Mbps,  $C_L$  is the capacitive load measured in pF

#### NSI8240:

$$I_{DD1} = 0.19 * a1 + 1.45 * b1 + 0.82 * c1.$$

$$I_{DD2} = 1.36 + VDD2 * f * C_L * c1 * 10^{-9}$$

When  $a1$  is the channel number of default state input at side 1,  $b1$  is the channel number of non-default state input at side 1,  $c1$  is the channel number of switch signal input at side 1.

#### NSI8241:

$$I_{DD1} = 0.87 + 1.26 * b1 + 0.63 * c1 + VDD1 * f * C_L * c2 * 10^{-9}$$

$$I_{DD2} = 0.87 + 1.26 * b2 + 0.63 * c2 + VDD2 * f * C_L * c1 * 10^{-9}$$

When  $b1$  is the channel number of non-default state input at side 1,  $c1$  is the channel number of switch signal input at side 1,  $b2$  is the channel number of non-default state input at side 2,  $c2$  is the channel number of switch signal input at side 2.

#### NSI8242:

$$I_{DD1} = 0.87 + 1.26 * b1 + 0.63 * c1 + VDD1 * f * C_L * c2 * 10^{-9}$$

$$I_{DD2} = 0.87 + 1.26 * b2 + 0.63 * c2 + VDD2 * f * C_L * c1 * 10^{-9}$$

When  $b1$  is the channel number of non-default state input at side 1,  $c1$  is the channel number of switch signal input at side 1,  $b2$  is the channel number of non-default state input at side 2,  $c2$  is the channel number of switch signal input at side 2.

## 9. Package Information




Figure 9.1 SOP16(300mil) Package Shape and Dimension in millimeters

NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.





Figure 9.2 SOP16(300mil) Package Board Layout Example




## \* CONTROLLING DIMENSION:MM

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	---	---	1.73	---	---	0.068
A1	0.10	---	0.25	0.004	---	0.010
A2	1.40	---	1.55	0.055	---	0.061
b	0.20	---	0.31	0.008	---	0.012
c	0.18	---	0.25	0.007	---	0.010
D	4.80	---	5.00	0.189	---	0.197
E	3.80	---	4.00	0.150	---	0.157
HE	5.80	---	6.20	0.228	---	0.244
e	0.635 bsc			0.025 bsc		
L	1.00 bsc			0.039 bsc		
L1	0.41	---	0.89	0.016	---	0.035
Y	---	0.09	---	---	0.004	---
A3	---	0.25	---	---	0.010	---
θ	0°	---	8°	0°	---	8°

Figure 9.3 SSOP16 Package Shape and Dimension in millimeters

NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.



## LAND PATTERN EXAMPLE(mm)




Figure 9.4 SSOP16 Package Board Layout Example




Figure 9.5 SOP16(600mil)/SOWW16 Package Shape and Dimension in millimeters

NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.





Figure 9.6 SOP16(600mil)/SOWW16 Package Board Layout Example

## 10. Order Information



Part Number	Isolation Rating (kV)	Number of side 1 inputs	Number of side 2 inputs	Max Data Rate (Mbps)	Default Output State	Temperature	MSL	Package Type	Package Drawing	SPQ
NSI8240W0-Q1SWR	5	4	0	150	Low	-40 to 125°C	2	SOP16 (300mil)	SOW16	1000
NSI8240W1-Q1SWR	5	4	0	150	High	-40 to 125°C	2	SOP16 (300mil)	SOW16	1000
NSI8241W0-Q1SWR	5	3	1	150	Low	-40 to 125°C	2	SOP16 (300mil)	SOW16	1000
NSI8241W1-Q1SWR	5	3	1	150	High	-40 to 125°C	2	SOP16 (300mil)	SOW16	1000
NSI8242W0-Q1SWR	5	2	2	150	Low	-40 to 125°C	2	SOP16 (300mil)	SOW16	1000
NSI8242W1-Q1SWR	5	2	2	150	High	-40 to 125°C	2	SOP16 (300mil)	SOW16	1000
NSI8240S0-Q1SSR	3	4	0	150	Low	-40 to 125°C	1	SSOP16	SSOP16	2500
NSI8240S1-Q1SSR	3	4	0	150	High	-40 to 125°C	1	SSOP16	SSOP16	2500
NSI8241S0-Q1SSR	3	3	1	150	Low	-40 to 125°C	1	SSOP16	SSOP16	2500
NSI8241S1-Q1SSR	3	3	1	150	High	-40 to 125°C	1	SSOP16	SSOP16	2500
NSI8242S0-Q1SSR	3	2	2	150	Low	-40 to 125°C	1	SSOP16	SSOP16	2500
NSI8242S1-Q1SSR	3	2	2	150	High	-40 to 125°C	1	SSOP16	SSOP16	2500
NSI8240W0-Q1SWWR	8	4	0	150	Low	-40 to 125°C	3	SOP16 (600mil)	SOWW16	1000
NSI8240W1-Q1SWWR	8	4	0	150	High	-40 to 125°C	3	SOP16 (600mil)	SOWW16	1000
NSI8241W0-Q1SWWR	8	3	1	150	Low	-40 to 125°C	3	SOP16 (600mil)	SOWW16	1000
NSI8241W1-Q1SWWR	8	3	1	150	High	-40 to 125°C	3	SOP16 (600mil)	SOWW16	1000
NSI8242W0-Q1SWWR	8	2	2	150	Low	-40 to 125°C	3	SOP16 (600mil)	SOWW16	1000
NSI8242W1-Q1SWWR	8	2	2	150	High	-40 to 125°C	3	SOP16 (600mil)	SOWW16	1000

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.  
All devices are AEC-Q100 qualified.

**Part Number Rule:****11. Documentation Support**

<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>	<i>Isolator selection guide</i>
NSI824x	tbd	tbd	tbd	tbd


## 12. Tape and Reel Information



PRODUCT SPECIFICATION						
TAPE WIDTH	ØA ±2.0	ØN ±2.0	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	8.4 <sup>+1.5</sup> <sub>-0.0</sub>	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 <sup>+2.0</sup> <sub>-0.0</sub>	18.4		5.5
16MM	330	178	16.4 <sup>+2.0</sup> <sub>-0.0</sub>	22.4		5.5
24MM	330	178	24.4 <sup>+2.0</sup> <sub>-0.0</sub>	30.4		5.5
32MM	330	178	32.4 <sup>+2.0</sup> <sub>-0.0</sub>	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10 <sup>12</sup>	ANTISTATIC	ALL TYPES
B	10 <sup>6</sup> TO 10 <sup>11</sup>	STATIC DISSIPATIVE	BLACK ONLY
C	10 <sup>5</sup> & BELOW 10 <sup>5</sup>	CONDUCTIVE(GENERIC)	BLACK ONLY
E	10 <sup>9</sup> TO 10 <sup>11</sup>	ANTISTATIC(COATED)	ALL TYPES

Figure 12.1 Reel Information (for all packages)



- 1.10 sprocket hole pitch cumulative tolerance  $\pm 0.20$ .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481 requirements.
5. Thickness:  $0.30 \pm 0.05$ mm.
6. Packing length per 22" reel: 378 Meters.(Rewind N=122 )
7. Component load per 13" reel: 1000 pcs.
8. Surface resistivity: $10^5 \sim 10^{10} \Omega/\square$



W	$16.00 \pm 0.20$
A0	$10.75 \pm 0.10$
B0	$10.70 \pm 0.10$
K0	$2.80 \pm 0.10$
K1	$2.50 \pm 0.10$




Figure 12.2 Tape Information of SOP16(300mil)





Figure 12.3 Tape Information of SSOP16



- 1.10 sprocket hole pitch cumulative tolerance  $\pm 0.20$ .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481 requirements.
5. Thickness:  $0.30 \pm 0.05$ mm.
6. Packing length per 19" reel: 246.0 Meters.(Rewind 1:13 )
7. Component load per 13" reel: 5000 pcs.
8. Surface resistivity: $10^5 \sim 10^{10} \Omega/\square$

W	$24.00 \pm 0.30$
A0	$17.60 \pm 0.10$
B0	$10.80 \pm 0.10$
K0	$3.00 \pm 0.10$
K1	$2.50 \pm 0.10$




Figure 12.4 Tape Information of SOP16(600mil)

## 13. Revision History

Revision	Description	Date
1.0	Initial version	2021/7/16
1.1	Update Package Board Layout Example. Update Package information and Tape and Reel information.	2022/5/10
1.2	Delate "Isolation barrier life: >60 years". Change DTI to 28, Change Min Storage Temperature to -65, add Junction Temperature. Add SOWW16 package.	2022/8/26
1.3	Correct the operating temperature. Update Safety certification info throughout the document. Correct formatting and images.	2024/2/23
1.4	Correct formatting and images. Update Input characteristics. Update Safety certification info throughout the document. Update eye diagram. Update Function Description.	2025/1/13

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense ([www.novosns.com](http://www.novosns.com)).

**Suzhou Novosense Microelectronics Co., Ltd**