

## Product Overview

The NSD8312 is a multi-channel half-bridge driver for automotive applications including HVAC flap DC motors, side mirror adjustment / fold motors, general relays, or other LEDs.

With the different connection configuration of half-bridge power stage outputs, the device can drive DC motors in simultaneous, sequential, or parallel mode. The outputs also support DC motor in forward, reverse, slow decay, and fast decay operation.

The device includes 12x internal configurable PWM generators, which allow for flexible control for LED dimming or motor current limitation during start up or stall condition.

The integrated serial peripheral interface (SPI) controls all outputs and provides diagnostic information including normal operation, POR, VM undervoltage/overvoltage, overcurrent, over temperature protection and open load status.

The device features sleep mode with low quiescent current when EN input is low or VDD falls below POR threshold.

## Applications

- HVAC DC motors
- Side mirror adjustment and mirror fold
- Relays
- LEDs

## Device Information

| Part Number      | Package  | Body Size       |
|------------------|----------|-----------------|
| NSD8312-Q1HTSXR  | HTSSOP24 | 7.80mm x 4.40mm |
| NSD8312A-Q1HTSBR | HTSOP24  | 8.65mm x 3.90mm |

## Key Features

- 12x half bridge driver
  - 1A per HB channel
  - 6A max for all channel all on
  - Half bridge output can be in parallel
- Wide 4.5V to 36V (configurable) operating Voltage
- Very low quiescent sleep mode
- PWM mode with internal PWM generation on each channel
  - 4 PWM frequency options: 80/100/200/2000 Hz
  - Duty cycle 8-bit resolution (1/255, ~0.4 % duty)
- Integrated diagnosis and fault protection features
  - VM undervoltage & overvoltage protection (UV&OV)
  - Overcurrent / short circuit Protection (OCP/SCP)
  - Over temperature warning & shutdown
  - Open load diagnosis
  - Dedicated nFault indicator pin
- HB output Slew rate control two option:  
0.6V/μs(typ.) / 2.5V/μs
- HTSSOP24, 7.8mm X 4.4mm with exposed pad option
- HTSOP24, 8.65mm x 3.9mm with exposed pad option
- AEC-Q100 Grade1 Qualified
- RoHS & REACH Compliance

## Functional Block Diagrams




Figure 1. NSD8312 Block Diagram

## INDEX

|  |    |
|--|----|
| 1. PIN CONFIGURATION AND FUNCTIONS .....         | 3  |
| 2. ABSOLUTE MAXIMUM RATINGS .....                | 5  |
| 3. ESD RATINGS.....                              | 5  |
| 4. RECOMMENDED OPERATING CONDITIONS .....        | 5  |
| 5. THERMAL INFORMATION.....                      | 6  |
| 6. ELECTRICAL CHARACTERISTICS.....               | 6  |
| 7. FUNCTIONAL DESCRIPTION .....                  | 11 |
| 7.1. VM & VM UV / OV PROTECTION.....             | 11 |
| 7.2. VDD.....                                    | 11 |
| 7.3. EN INPUT .....                              | 11 |
| 7.4. HALF BRIDGE OUTPUT STAGE, OUT1 ~ OUT12..... | 11 |
| 7.4.1. SPI CONTROL ON/OFF OPERATION .....        | 12 |
| 7.4.2. PWM CONTROL OPERATION.....                | 13 |
| 7.4.3. OUTPUT IN PARALLEL.....                   | 15 |
| 7.5. HALF BRIDGE PROTECTION AND DIAGNOSIS.....   | 15 |
| 7.5.1. OVERCURRENT PROTECTION.....               | 15 |
| 7.5.2. OPEN LOAD IN ON STATE .....               | 16 |
| 7.5.3. OFF-STATE DIAGNOSIS .....                 | 17 |
| 7.5.4. OVERTEMPERATURE.....                      | 18 |
| 7.5.5. FAULT PROTECTION SUMMARY .....            | 19 |
| 7.6. SPI INTERFACE .....                         | 19 |
| 7.6.1. FRAME LENGTH CHECK .....                  | 20 |
| 7.6.2. ERROR FRAME .....                         | 20 |
| 7.6.3. SPI FRAME STRUCTURE .....                 | 20 |
| 7.6.4. PARALLEL AND DAISY CHAIN CAPABILITY ..... | 21 |
| 7.6.5. REGISTERS MAP .....                       | 23 |
| 7.6.6. SPI – CONTROL AND STATUS REGISTERS .....  | 26 |
| 8. APPLICATION INFORMATION .....                 | 50 |
| 8.1. APPLICATION DIAGRAM.....                    | 50 |
| 9. PACKAGE INFORMATION.....                      | 51 |
| 9.1. HTSSOP24 PACKAGE INFORMATION .....          | 51 |
| 9.2. HTSOP24 PACKAGE INFORMATION .....           | 52 |
| 9.3. HTSSOP24 PACKAGING INFORMATION .....        | 52 |
| 9.4. HTSOP24 PACKAGING INFORMATION .....         | 53 |
| 10. ORDERING INFORMATION .....                   | 54 |
| 11. REVISION HISTORY .....                       | 54 |

## 1. Pin Configuration and Functions




Figure 2. NSD8312 Pinout

Table 1. NSD8312 Pin Description

| Symbol | No.         | Type | Description  |
|--------|-------------|------|--|
| GND    | 1,13,<br>24 | PWR  | Pins for ground connection, all ground pins should be externally connected together.   |
| OUT1   | 2           | O    | Half-bridge output1 pin.   |
| OUT5   | 3           | O    | Half-bridge output5 pin.   |
| OUT7   | 4           | O    | Half-bridge output7 pin.   |
| SDI    | 5           | I    | SPI data input pin   |
| VDD    | 6           | PWR  | Logic supply input pin,  |
| SDO    | 7           | O    | SPI data output pin  |
| EN     | 8           | I    | Driver enable input pin with internal pull down (active HIGH). If EN input pin is pulled low, all OUTx go to tri-state and device move to low-power sleep state. |
| OUT9   | 9           | O    | Half-bridge output9 pin.   |
| OUT6   | 10          | O    | Half-bridge output6 pin.   |
| OUT4   | 11          | O    | Half-bridge output4 pin.   |

|             |       |     |  |
|-------------|-------|-----|--|
| nFAULT      | 12    | O   | Fault alert indicator output (active LOW). Open drain structure requires external pull up resistor, typical 4.7Kohm can be used.   |
| OUT3        | 14    | O   | Half-bridge output3 pin.   |
| OUT10       | 15    | O   | Half-bridge output10 pin.  |
| VM          | 16,21 | PWR | 5V to 36V power supply. Connect a 0.1- $\mu$ F bypass capacitor to ground, as well as sufficient bulk capacitor ( $>10\mu$ F) needs to guarantee VM pin voltage in maximum range.<br>Put the 0.1 $\mu$ F and bulk capacitor ( $>10\mu$ F) close to the VM pin.<br>Two VM pins should be externally connected together. |
| OUT11       | 17    | O   | Half-bridge output11 pin.  |
| OUT12       | 18    | O   | Half-bridge output12 pin.  |
| NCS         | 19    | I   | SPI chip select input pin.   |
| SCK         | 20    | I   | SPI clock input pin.   |
| OUT8        | 22    | O   | Half-bridge output8 pin.   |
| OUT2        | 23    | O   | Half-bridge output2 pin.   |
| Thermal PAD | —     |     | Thermal pad. Connect to board ground. For good thermal dissipation, use large ground planes on multiple layers, and multiple nearby vias connecting those planes.  |

## 2. Absolute Maximum Ratings

| Symbol  | Parameter   | Min  | Max       | Unit |
|---|---|------|-----------|------|
| VM  | Power supply voltage  | -0.3 | 40        | V    |
| VDD   | Logic supply voltage  | -0.3 | 6         | V    |
| $V_{SDI}$ ,<br>$V_{SDO}$ ,<br>$V_{NCS}$ ,<br>$V_{SCK}$ , $V_{EN}$ ,<br>$V_{nFAULT}$ | Logic input/output voltage (EN, SDI, SDO, NCS, SCK, nFAULT)         | -0.3 | $VDD+0.3$ | V    |
| $V_{OUTx}$  | Output voltage ( $OUT_x$ ) DC condition                             | -0.3 | 40        | V    |
|   | Output voltage ( $OUT_x$ ) AC condition, $I_{out}=1A$ for $t<500ms$ | -1   | 40        | V    |

## 3. ESD Ratings

| Symbol   | Parameter   | Value      | Unit |
|----------|---|------------|------|
| VESD_HBM | Human Body Model (HBM), VMx & VOUTx pins per ANSI/ESDA/JEDEC JS-001     | $\pm 4000$ | V    |
|          | Human Body Model (HBM), other pins per ANSI/ESDA/JEDEC JS-001           | $\pm 2000$ | V    |
| VESD_CDM | Charged device model (CDM), Corner pins, per JEDEC specification JS-002 | $\pm 750$  | V    |
|          | Charged device model (CDM), other pins, per JEDEC specification JS-002  | $\pm 500$  | V    |

## 4. Recommended Operating Conditions

| Symbol                                  | Parameter  | Min      | Typ | Max      | Unit |
|---|--|----------|-----|----------|------|
| VM                                      | VM supply, normal voltage range                  | 4.5      |     | 18       | V    |
|   | VM supply, extended voltage range <sup>(1)</sup> | 18       |     | $V_{ov}$ | V    |
|   | VM supply, over voltage range <sup>(2)</sup>     | $V_{ov}$ |     | 40       | V    |
| VDD                                     | VDD supply voltage                               | 3        |     | 5.5      | V    |
| EN, NCS,<br>SCK, SDO,<br>SDI,<br>nFAULT | Logic input / output voltage                     | 0        |     | 5.5      | V    |

(1) Device is capable of full functional operation; however, parameter characteristic is not guarantee, deviation is possible.

- (2) No damage to device, and power stage will be disabled during overvoltage range. Full functional operation will resume when battery voltage returns to normal voltage range.

## 5. Thermal Information

| Symbol | Description   | Min | Typ | Max | Unit |
|--------|---|-----|-----|-----|------|
| Ta     | Ambient operating ambient temperature   | -40 |     | 125 | °C   |
| Tj     | Junction temperature  | -40 |     | 150 | °C   |
| Tstg   | Storage temperature   | -65 |     | 150 | °C   |
| Rthjc  | Thermal resistance, junction to case  |     | 2.7 |     | °C/W |
| Rthja  | Thermal resistance, junction to ambient, on 2-layer PCB                         |     | 62  |     | °C/W |
|        | Thermal resistance, junction to ambient, on 4-layer PCB based on JEDEC standard |     | 30  |     | °C/W |

## 6. Electrical Characteristics

T<sub>j</sub> = -40°C to 150°C, VM=4.5V to 18V, VDD=3.0 to 5V, unless otherwise specified.

| Symbol                   | Parameter                     | Test conditions   | Min | Typ | Max | Unit |
|--------------------------|-------------------------------|---|-----|-----|-----|------|
| <b>POWER SUPPLY (VM)</b> |                               |   |     |     |     |      |
| I <sub>VM</sub>          | VM operating supply current   | VM = 13.5V, EN=HIGH, all high side on                                     |     |     | 5   | mA   |
| I <sub>VM_SLEEP</sub>    | VM sleep current              | VM = 13.5V, -40≤T <sub>j</sub> ≤85°C, EN=LOW, total current of all VM pin |     |     | 6   | μA   |
| V <sub>UV</sub>          | VM undervoltage threshold     | VM falls until UVLO triggers  | 3.6 |     | 4.3 | V    |
|                          |                               | VM rises until operation recovers   | 3.9 |     | 4.6 | V    |
| V <sub>UV_HYS</sub>      | VM undervoltage hysteresis    |   |     | 400 |     | mV   |
| t <sub>uv</sub>          | VM undervoltage deglitch time | Guaranteed by digital scan  |     | 10  |     | μs   |
| V <sub>Ov</sub>          | VM overvoltage                | VM increasing, switch off, OVP_H = 0                                      | 22  |     | 26  | V    |
|                          |                               | VM decreasing, switch on, OVP_H = 0                                       | 20  |     | 24  | V    |
|                          |                               | VM increasing, switch off, OVP_H = 1                                      | 32  |     | 37  | V    |
|                          |                               | VM decreasing, switch on, OVP_H = 1                                       | 31  |     | 35  | V    |
| V <sub>Ov_HYS</sub>      | VM overvoltage hysteresis     |   |     | 2   |     | V    |

|  |  |  |                     |     |                     |               |
|--|--|--|---------------------|-----|---------------------|---------------|
| $t_{ov}$                                       | VM overvoltage<br>deglitch time          | Guaranteed by digital scan                                   |                     | 10  |                     | $\mu\text{s}$ |
| <b>VDD SUPPLY INPUT (VDD)</b>                  |  |  |                     |     |                     |               |
| $I_{VDD}$                                      | Input current of VDD                     | EN=High, all outputs off, SPI not active                     |                     |     | 5                   | mA            |
|  |  | EN=High, SPI active 5MHz, all high side on                   |                     |     | 5                   | mA            |
| $I_{VDD\_SLEEP}$                               | Input current of VDD in sleep mode       | EN=LOW, SPI inactive<br>$-40 \leq T_j \leq 85^\circ\text{C}$ |                     | 1   | 6                   | $\mu\text{A}$ |
| $V_{VDD\_POR\_H}$                              | POR high threshold                       | VDD increasing   | 2.5                 |     | 3.1                 | V             |
| $V_{VDD\_POR\_L}$                              | POR low threshold                        | VDD decreasing   | 2.3                 |     | 2.9                 | V             |
| <b>LOGIC CONTROL INPUT (EN, NCS, SDI, SCK)</b> |  |  |                     |     |                     |               |
| $V_{IL}$                                       | Input logic low voltage                  |  |                     |     | 0.3*V <sub>DD</sub> | V             |
| $V_{IH}$                                       | Input logic high voltage                 |  | 0.7*V <sub>DD</sub> |     |                     | V             |
| $V_{HYS}$                                      | Input logic hysteresis                   |  |                     | 0.5 |                     | V             |
| $R_{PD}$                                       | Pulldown resistance                      | EN, SDI, SCK   | 50                  | 100 | 150                 | k $\Omega$    |
| $R_{PU}$                                       | Pullup resistance                        | NCS  | 50                  | 100 | 150                 | k $\Omega$    |
| $C_{IN}$                                       | Input capacitance                        | NCS, SDI, SCK pin, Specified by design                       |                     |     | 15                  | pF            |
| $T_{Deglitch}$                                 | Deglitch filter on EN falling and rising |  |                     | 10  | 20                  | $\mu\text{s}$ |
| $T_{WAKE}$                                     | Wake-up time                             | After EN low to high   |                     |     | 150                 | $\mu\text{s}$ |
| <b>NFAULT OUTPUT (OPEN DRAIN)</b>              |  |  |                     |     |                     |               |
| $V_{OL\_nFault}$                               | Output low voltage                       | $I_{OD} = 5\text{mA}$  |                     |     | 0.5                 | V             |
| $I_{LEAK\_nFault}$                             | Output high leakage current              | $V_{OD} = 5\text{V}$   | -1                  |     | 1                   | $\mu\text{A}$ |
| <b>SDO OUTPUT (PUSH PULL)</b>                  |  |  |                     |     |                     |               |
| $V_{OL\_SDO}$                                  | SDO Output low voltage                   | $I_O = 2\text{mA}$   |                     |     | 0.5                 | V             |
| $V_{OH\_SDO}$                                  | SDO Output high voltage                  | $I_O = 2\text{mA}$   | VDD -0.5            |     |                     | V             |
| $I_{LEAK\_SDO}$                                | SDO tristate leakage                     | NCS high, $0 < V_{SDO} < VDD$                                | -1                  |     | 1                   | $\mu\text{A}$ |
| $C_{OUT}$                                      | Output capacitance                       | Specified by design  |                     |     | 30                  | pF            |
| <b>HALF BRIDGE OUTPUTS (OUT1-OUT12)</b>        |  |  |                     |     |                     |               |

|                                     |   |   |      |      |      |                        |
|-------------------------------------|---|---|------|------|------|------------------------|
| $R_{DS(ON)}$                        | High-side or Low-side FET on resistance                       | $I = 0.5 \text{ A}, T_j = 25^\circ\text{C}$                                 |      | 0.75 | 1.2  | $\Omega$               |
|                                     |   | $I = 0.5 \text{ A}, T_j = 150^\circ\text{C}$                                |      |      | 1.6  | $\Omega$               |
| $I_{LEAK\_HS}$                      | HS OFF-state leakage  | $VOUT_x = 0V, EN = 1$   | -2   | -1   | -    | $\mu\text{A}$          |
|                                     |   | $VOUT_x = 0V, EN = 0$   | -2   | -1   | -    | $\mu\text{A}$          |
| $I_{LEAK\_LS}$                      | LS OFF-state leakage  | $VOUT_x = 13.5V, EN = 1, -40 \leq T_j \leq 85^\circ\text{C}$                | -    | 1    | 5    | $\mu\text{A}$          |
|                                     |   | $VOUT_x = 13.5V, EN = 1, -40 \leq T_j \leq 150^\circ\text{C}$               | -    | 1    | 10   | $\mu\text{A}$          |
|                                     |   | $VOUT_x = 13.5V, EN = 0, -40 \leq T_j \leq 85^\circ\text{C}$                | -    | 1    | 5    | $\mu\text{A}$          |
|                                     |   | $VOUT_x = 13.5V, EN = 0, -40 \leq T_j \leq 150^\circ\text{C}$               | -    | 1    | 10   | $\mu\text{A}$          |
| $t_{RISE}$<br>$t_{FALL}$            | Output rise time<br>Output fall time<br>High side or low side | $VM = 13.5 \text{ V}, \text{ resistive load } 100 \text{ ohm}, HBx\_SR = 0$ |      | 0.6  |      | $\text{V}/\mu\text{s}$ |
|                                     |   | $VM = 13.5 \text{ V}, \text{ resistive load } 100 \text{ ohm}, HBx\_SR = 1$ |      | 2.5  |      | $\text{V}/\mu\text{s}$ |
| $t_{PD}$                            | Propagation delay (high side / low side ON/OFF)               | $HBx\_SR = 0$   |      | 16   |      | $\mu\text{s}$          |
|                                     |   | $HBx\_SR = 1$   |      | 7    |      | $\mu\text{s}$          |
| $t_{DEAD}$                          | Cross protection time, high to low / low to high              | $HBx\_SR = 0$   |      | 28   |      | $\mu\text{s}$          |
|                                     |   | $HBx\_SR = 1$   |      | 7    |      | $\mu\text{s}$          |
| <b>OVERCURRENT PROTECTION</b>       |   |   |      |      |      |                        |
| $I_{OC}$                            | Over current threshold  | Half bridge low side  | 1    |      | 1.6  | A                      |
|                                     |   | Half bridge high side   | -1.6 |      | -1   | A                      |
| $t_{OC}$                            | OC deglitch filter time                                       | $OC\_Filter\ bit = 000$   |      | 10   |      | $\mu\text{s}$          |
|                                     |   | $OC\_Filter\ bit = 001$   |      | 5    |      |                        |
|                                     |   | $OC\_Filter\ bit = 010$   |      | 2.5  |      |                        |
|                                     |   | $OC\_Filter\ bit = 011$   |      | 1    |      |                        |
|                                     |   | $OC\_Filter\ bit = 100$   |      | 60   |      |                        |
|                                     |   | $OC\_Filter\ bit = 101$   |      | 40   |      |                        |
|                                     |   | $OC\_Filter\ bit = 110$   |      | 30   |      |                        |
|                                     |   | $OC\_Filter\ bit = 111$   |      | 20   |      |                        |
| <b>ON STATE OPEN LOAD DIAGNOSIS</b> |   |   |      |      |      |                        |
| $I_{OL}$                            | Open load threshold   | Half bridge low side, $HBx\_OPL\_TH = 0$                                    | 1.5  | 10   | 26   | $\text{mA}$            |
|                                     |   | Half bridge high side, $HBx\_OPL\_TH = 0$                                   | -26  | -10  | -1.5 | $\text{mA}$            |
| $t_{OL}$                            | Open load filter time   | $HBx\_OPL\_TH = 0$ , guarantee by digital scan                              | 2    | 3    | 4    | ms                     |

|               |                           |   |     |     |     |    |
|---------------|---------------------------|---|-----|-----|-----|----|
| $I_{OL\_LOW}$ | Low open load threshold   | Half bridge low side, HBx_OPL_TH = 1      | 0.1 | 1   | 2.5 | mA |
| $t_{OL\_LOW}$ | Low open load filter time | HBx_OPL_TH = 1, guarantee by digital scan | 0.2 | 0.3 | 0.4 | ms |

**OFF STATE OPEN LOAD DIAGNOSIS**

|               |                            |                    |                |               |                |         |
|---------------|----------------------------|--------------------|----------------|---------------|----------------|---------|
| $I_{PU}$      | Diag pull up current       | HBx_IPUPD_MODE = 0 | 133            | 200           | 320            | $\mu A$ |
|               | Diag pull up current       | HBx_IPUPD_MODE = 1 | 0.66           | 1             | 1.5            | mA      |
| $I_{PD}$      | Diag pull down current     | HBx_IPUPD_MODE = 0 | 400            | 600           | 900            | $\mu A$ |
|               | Diag pull down current     | HBx_IPUPD_MODE = 1 | 2              | 3             | 4.5            | mA      |
| $V_{STA\_HB}$ | Off state status threshold | OUTx pin           | 0.54 * $V_D D$ | 0.6* $V_{DD}$ | 0.66* $V_{DD}$ | V       |

**THERMAL PROTECTION**

|                 |                              |  |     |     |     |             |
|-----------------|------------------------------|--|-----|-----|-----|-------------|
| $O{T}_{WARN}$   | Thermal warning temperature  |  | 120 | 140 | 160 | $^{\circ}C$ |
| $T_{HYS\_OTW}$  | Thermal warning hysteresis   |  |     | 20  |     | $^{\circ}C$ |
| $O{T}_{SD}$     | Thermal shutdown temperature |  | 150 | 170 | 190 | $^{\circ}C$ |
| $T_{HYS\_OTSD}$ | Thermal shutdown hysteresis  |  |     | 20  |     | $^{\circ}C$ |

**SPI AC TIMINGS**

|            |  |                  |     |  |    |    |
|------------|--|------------------|-----|--|----|----|
| $T_{cll}$  | Minimum time CLK = LOW (5)                                     | Application info | 85  |  |    | ns |
| $T_{chl}$  | Minimum time CLK = HIGH (4)                                    | Application info | 85  |  |    | ns |
| $T_{pold}$ | Propagation delay (SCLK to data at SDO active) (B)             | Cload=30pF       |     |  | 30 | ns |
| $T_{lead}$ | CLK change L/H after NCS = LOW (2)                             | Application info | 100 |  |    | ns |
| $T_{scld}$ | SDI input setup time (CLK change H/L after SDI data valid) (F) | Application info | 30  |  |    | ns |
| $T_{hcld}$ | SDI input hold time (SDI data hold after CLK change H/L) (C)   | Application info | 30  |  |    | ns |

|                |                                     |                  |     |    |     |         |
|----------------|-------------------------------------|------------------|-----|----|-----|---------|
| $T_{sclch}$    | CLK low before NCS low (1)          | Application info | 125 |    |     | ns      |
| $T_{lag}$      | CLK low before NCS high (6)         | Application info | 100 |    |     | ns      |
| $T_{holch}$    | CLK high after NCS high             | Application info | 100 |    |     | ns      |
| $T_{onncs}$    | NCS min high time (9)               | Application info | 1   |    |     | $\mu s$ |
| $T_{pchdz}$    | NCS L/H to SDO @ high impedance (E) | Cload=30pF       |     | 75 | ns  |         |
| $F_{CLK\_SPI}$ | CLK frequency (50% duty cycle)      | Application info |     | 5  | MHz |         |




Figure 3. SPI timing diagram

## 7. Functional Description

### 7.1. VM & VM UV / OV protection

VM is the supply voltage, range from 4.5V to 36V with typical case 13.5V power supply. It is recommended to put at both 100nF ceramic and  $>10\mu\text{F}$  bulk electrolytic capacitor closed to each VM pin.

When VM power supply pin voltage falls below the undervoltage threshold (VUV) over 10 $\mu\text{s}$  typ. undervoltage deglitch time, half bridge outputs OUTx becomes OFF. When VM rise above the VUV, the device automatically resumes operation.

When VM power supply pin voltage rises above the overvoltage threshold (VOV) over 10 $\mu\text{s}$  typ. overvoltage deglitch time, half bridge outputs OUTx becomes OFF. When VM decrease under the VOV, the device automatically resumes operation. OVP\_H register bit set the two different VM input overvoltage threshold.

### 7.2. VDD

VDD pin accepts wide supply range from 3V to max 5.5V which intends for the compatibility with both 3.3V and 5V system supply. 100nF X7R ceramic capacitor is suggested to put closed to VDD pin.

Internal block, SPI interface, digital block will be inactive when VDD drops below VVDD\_POR\_L, so including charge pump and all half bridge drivers are switched off. Once VDD > VVDD\_POR\_H, internal digital is reset, and status register NPOR bit is set to 0 and can be cleared to 1 by SPI readout (if RD\_CLR\_EN=1) or CLRFLT = 1 command.

### 7.3. EN input

The EN pin signal is common for all output channels. When it is driven low, internal logic / register is reset, charge pump / all outputs are disabled, and device enter sleep mode.

After EN transition from low to high at VDD > VVDD\_POR\_H, device come out sleep mode at finishing internal POR and NPOR=0.

A TWAKE time shall be wait for charge pump reach regulated voltage once device move from sleep to normal operation.

### 7.4. Half bridge output stage, OUT1 ~ OUT12

The half bridge drivers are designed to drive DC motor or general used inductive/resistive load like LED.

The power stage outputs (out1~out12) can be in parallel to support higher load current.




Figure 4. Power stage output block diagram

#### 7.4.1. SPI Control ON/OFF operation

To directly operate half bridge output by only SPI ON/OFF control, the two group register as below shall be controlled in following steps.

1. HBx\_PWM\_EN bit configuration in register HB\_PWM\_CTRL1 and FW\_PWM\_CTRL\_2
2. HBx\_HS\_EN or HBx\_LS\_EN bit configuration in register HB\_CTRL1 / HB\_CTRL2 / CTRL3

Note:

- HBx\_PWM\_EN bit shall be configured or keep default value '0' for SPI control ON/OFF operation
- One specific half bridge, HBx\_HS\_EN and HBx\_LS\_EN shall not be '1' at the same time, otherwise, the specific half bridge will be HIZ until this same bridge HS and LS control bit both high condition is removed

Example of activation of HB1\_HS / HB1\_LS and HB2\_HS / HB2\_LS to drive motor by SPI control as table 2 shown

**Table 2. Half bridge SPI control register setting example**

| EN   | HB1 register setting                       | HB2 register setting                       | OUT1 | OUT2 |
|------|--|--|------|------|
| LOW  | x  | x  | HIZ  | HIZ  |
| High | HB1_PWM_EN=0<br>HB1_HS_EN=0<br>HB1_LS_EN=0 | HB2_PWM_EN=0<br>HB2_HS_EN=0<br>HB2_LS_EN=0 | HIZ  | HIZ  |
| High | HB1_PWM_EN=0<br>HB1_HS_EN=1<br>HB1_LS_EN=0 | HB2_PWM_EN=0<br>HB2_HS_EN=0<br>HB2_LS_EN=1 | High | Low  |
| High | HB1_PWM_EN=0<br>HB1_HS_EN=0<br>HB1_LS_EN=1 | HB2_PWM_EN=0<br>HB2_HS_EN=0<br>HB2_LS_EN=1 | Low  | Low  |
| High | HB1_PWM_EN=0<br>HB1_HS_EN=0<br>HB1_LS_EN=1 | HB2_PWM_EN=0<br>HB2_HS_EN=1<br>HB2_LS_EN=0 | Low  | High |
| High | HB1_PWM_EN=0<br>HB1_HS_EN=1<br>HB1_LS_EN=0 | HB2_PWM_EN=0<br>HB2_HS_EN=1<br>HB2_LS_EN=0 | High | High |

#### 7.4.2. PWM control operation

PWM control is based on internal digital PWM generator and map control block. It is suggested to set following registers

- PWM frequency / duty cycle / map control

(1) PWMx\_FREQ bit in PWM\_FREQ\_CTRL1 / PWM\_FREQ\_CTRL2 registers

Total 8 PWM generator, 2bit configuration for each PWM freq as (80Hz / 100Hz / 200Hz / 2000Hz) in +/-30% variation for full operating and temperature range.

(2) PWMx\_DUTY\_CYCLE bit in PWM\_DC\_CTRL1~PWM\_DC\_CTRL8 registers

8bit configuration of PWMx\_DUTY\_CYCLE define the duty cycle of generated PWMx as 100%\*BIT value /255

(3) HBx\_PWM\_MAP bit in PWM\_MAP\_CTRL1~PWM\_MAP\_CTRL6 registers

3bit for each Half bridge, which allows independent and flexible selection from PWM1~PWM8

- Half bridge driver setting for PWM

(1) HBx\_PWM\_EN bit in HB\_PWM\_CTRL1, FW\_PWM\_CTRL2

HBx\_PWM\_EN bit changed to '1' will enable the selected half bridge operation control by mapped PWM

- (2) HBx\_HS\_EN / HBx\_LS\_EN in HB\_CTRL1~HB\_CTRL3


Set HBx\_HS\_EN or HBx\_LS\_EN bit at '1' to enable the PWM activated Power FET stage.

- Active / passive freewheeling setting in PWM

- (1) HBx\_FW bit in FW\_CTRL\_1, FW\_PWM\_CTRL\_2 registers

When the particular half bridge channel is chosen to use PWM, it is also possible to select the active or passive freewheeling option for the half bridge channel, by HBx\_FW control bit.

Example of active HB1 SPI ON and HB2 LS in PWM mode / HB2 HS in passive or active freewheeling to drive motor / inductive load



**Figure 5. Passive freewheeling vs. active freewheeling**

Note:

- Active freewheeling function automatically turns on the freewheeling FET, after the driving FET turns off at PWM ON->OFF and cross protection time tDEAD elapsed
- HBx\_FW bit value is not effective when HBx\_PWM\_EN bit is configured as SPI control ON/OFF

- PWM enable / disable
  - (1) PWMx\_DIS bit in HB\_PWM\_CTRL2
  - PWM channel independent enable / disable bit

---

Example of PWM mode control register setting and steps

1. Configure PWMx\_DIS bit into '1' (PWM stopped and off) for selected PWM channel
  2. Configure active or passive free-wheeling in FW\_CTRL register
  3. Assign the PWM channel for selected half-bridge output in PWM\_MAP\_CTRL register
  4. Configure the PWM frequency in PWM\_FREQ\_CTRL register
  5. Configure the PWM duty cycle in PWM\_DC\_CTRL register
  6. Assign the channel driven mode SPI on/off or PWM operation by HBx\_PWM\_EN in HB\_PWM\_CTRL register
  7. Select the channel HS or LS to be driven by HBx\_HS\_EN or HBx\_LS\_EN in HB\_CTRL register
  8. Active and begin the PWM by PWMx\_DIS bit to '0'
- 

#### 7.4.3. Output in parallel

For SPI ON/OFF control in parallel, it is recommended to select half bridge channel in same register, is HB1, HB2, HB3, HB4 HS / LS control bit are all in HB\_CTRL\_1 register, while HB5, HB6,HB7,HB8 are in HB\_CTRL\_2, while HB9, HB10,HB11,HB12 are in HB\_CTRL\_3.

For PWM control in parallel, to ensure the HS or LS activated simultaneously, it is mandatory to put the PWM activation in the last step for PWM mode control register setting.

### 7.5. Half bridge protection and diagnosis

#### 7.5.1. Overcurrent protection

The integrated overcurrent protection function provides the half bridge high side against short to ground or half bridge low side against short to battery.

When the current pass the half bridge high side (VM->highside->OUTx) or flow into the half bridge low side (OUTx->low side->GND), once IOC overcurrent threshold is exceeded, an overcurrent deglitch filter tOC starts and internal circuit limits current at ILIM.

Upon the overcurrent condition last until tOC expiration, the particular half bridge (including high side and low side) is disabled. The OC status bit shall report the corresponding HS or LS which trigger OC. nFAULT pin also asserts low if OC\_MASK\_FLT is set '0'.


For example, if only HB1 LS is short to battery and detected, OC\_STA\_1 register HB1\_LS\_OC bit is asserted while HB1\_HS\_OC bit not affected, for output stage, both HB1 HS and LS are disabled.

To resume normal driving, besides the overcurrent condition disappear, it is also required to clear the OC status bit by SPI reading (RD\_CLR\_EN=1) or writing DIAG\_CLR bit '1' to trigger clear fault command.

---

Note:

1. Even the half bridge output is disabled due to overcurrent protection mechanism, the HBx\_HS\_EN or HBx\_LS\_EN bit remains previous state, unless user change the value through SPI.
2. During overcurrent fault handling process, it is suggested to first reset the HBx\_HS\_EN or HBx\_LS\_EN bit to 0, then clear the OC status bit by SPI command, the last is to re-enable HBx\_HS\_EN or HBx\_LS\_EN bit. For example, HB1 previous state is HS ON and HS OC, so the procedure of HB1 OC fault handling is first writing HB1\_HS\_EN bit =0, then sending DIAG\_CLR '1' to clear HB1 OC fault, the last is to set HB1\_HS\_EN=1 to enable HB1 HS again.
3. When device operate in high voltage (e.g. > 28V), short tOC (OC\_Filter bit in OPL\_OC\_CTRL3 register) is suggested.



**Figure 6. High-Side Switch and Low-Side Switch - Short Circuit and Overcurrent Protection**

Anyhow if overcurrent condition short than tOC deglitch filter, the OC event is not confirmed, and HB driver keeps normal status.

The device also provides two slew rate options in case half bridge output stage turn off caused by OC protection. High slew rate turns off (typ 2.5V/ $\mu$ s) used in default for OC as OC\_OFF\_SR bit in OPL\_OC\_CTRL\_3 is set to '0', while slow slew rate turns off in OC condition (OC\_OFF\_SR=1) shall be carefully evaluated for device operating ambient condition and power dissipation.

### 7.5.2. Open load in ON state

The load current is monitored in each activated output stage for open load detection in ON state.

If the load current is below open load detection threshold IOL for at least typ.3ms (tOL), the corresponding open load bit is set in status register.

The device also provide HBx\_OPL\_TH selection bit for lower open load threshold IOL\_LOW and the corresponding filter time tOL\_LOW , which targets for low current loads ie. LED.

Furthermore, two bits, OPL\_HB\_ACT bit and OPL\_mask\_FLT bit in OPL\_OC\_CTRL\_2 register, can be configured for open load fault reaction.

- OPL\_HB\_ACT bit determines whether half bridge output status is impacted by ON state open load fault. Default value '0' will disable faulty half bridge HS and LS, while setting the bit value to '1' can choose open load only as information flag and half bridge control / operation not impacted.
- OPL\_mask\_FLT bit determines whether nFault output pin status is impacted by ON state open load fault. Default value '0' unmasks and generates nFault low at open load detected, while changing to '1' will mask open load fault and doesn't report on nFault output.

User can clear the OL status bit by SPI reading (RD\_CLR\_EN=1) or writing DIAG\_CLR bit '1' to trigger clear fault command to determine whether open load is still present or disappeared.


---

#### Note:

1. For DC motor application, it is recommended to use SPI ON/OFF short activation of outputs (e.g. 4ms) to test DC motor open load status without changing the mechanical state of motor.
  2. For LED load application, PWM control might be used, the lower open load threshold and shorter filter shall be chosen. During PWM OFF/freewheeling state, open load detection is blanked.
  3. Additionally, the low open load threshold function (enable by OPL\_CTRL\_4 register HBX\_OPL\_TH bit) has following limitation:
    - i. Low current open load threshold is implemented only on low side output.
    - ii. Once low current open load threshold is enabled, the low side RDS(ON) will increase by 10 times, therefore, maximum allowable output load current shall also be evaluated, considering both power dissipation and thermal condition
    - iii. When low current open load threshold is enabled, the corresponding low side over current threshold is reduced by 10 times (~100mA min, 130 mA typ.)
  4. Each half bridge ON state open load detection can be disabled by HBx\_OPL\_DIS bit in OPL\_CTRL\_1/2 register, in case ON state open load diagnosis is not required.
- 

#### 7.5.3. OFF-state diagnosis

Each half bridge OUTx integrates internal pull-up current / pull-down current and comparator for off-state diagnosis as figure 7 shown.



**Figure 7. Half – Bridge diagnosis OFF-STATE**

Pull up current or pull down current are individually controlled as enable / disable by register OPL\_CTRL\_5 and OPL\_CTRL\_6 bit setting values.

The OUTx pin voltage is compared with VSTA\_HB to determine its off-state logic status (HIGH or LOW) in real time and reported in HB\_STA1 register.

Note:

- NSD8312 can be used in various load connection topologies, Half bridge/H-bridge/LS/HS connection. To diagnosis the OUTx external connection status (normal, short to battery, short to ground, open load), it is suggested to follow the off-state diagnosis step of NSD8312 application note / FAQ document and run the recommended the pull-up / down current enable/disable sequence to read back the OUTx pin voltage status combination using microcontroller.

#### 7.5.4. Overtemperature

To protect power stage from overheat, dedicated thermal sensor is placed close to each half bridge power stage, if the temperature increases above the OTwarn, a temperature warning flag is set in SPI STA\_0 register, half bridge output operation is not impacted. Once the sensed temperature over the second OTSD threshold, the corresponding OTSD flag is set and power MOSFET channel is automatically disabled.

nFAULT pin can be configured for OTwarn event report upon OTW\_MASK\_FLT bit setting. Anyhow OTSD will always asserted nFAULT to low.

OTwarn and OTSD flag bit are latched until cleared by SPI command, while the output stage is automatically reactive after the temperature drops below OTSD-THYS and nFAULT pin is released.

### 7.5.5. Fault Protection Summary

| EVENT             | VM                              |   |       | VDD  | EN  | Thermal                        |                               | Load current           |                            |  |
|-------------------|---------------------------------|---|-------|------|-----|--------------------------------|-------------------------------|------------------------|----------------------------|--|
|                   | OV1<br>t>tov                    | OV2<br>t>tov  | UV    | UV   | H>L | OVER<br>TEMPERATURE<br>Warning | OVER<br>TEMPERATURE<br>shutdn | OC                     | OL in ON                   |  |
|                   | SPI CTRL_0 register<br>OVP_Hbit |   |       |      |     | OTW_MASK_FLT                   |                               | OC_MASK_FLT            | OPL_HB_ACT<br>OPL_mask_FLT |  |
| FLAG READ BY SPI  | VM_OV                           | VM_OV   | VM_UV | NPOR |     | OTWARN                         | OTS0                          | HBx_HS_OC<br>HBx_LS_OC | HBx_HS_OPL<br>HBx_LS_OPL   |  |
| Internal supply   | ○                               | ○   | ○     | ▲    | ▲   | ○                              | ○                             | ○                      | ○                          |  |
| Internal OSC      | ○                               | ○   | ○     | ▲    | ▲   | ○                              | ○                             | ○                      | ○                          |  |
| Charge pump       | ○                               | ○   | ▲     | ▲    | ▲   | ○                              | ○                             | ○                      | ○                          |  |
| OUT1~OUT12        | ▲                               | ▲   | ▲     | ▲    | ▲   | ○                              | ▲                             | ▲*1                    | ▲*2 *1                     |  |
| nFault            | △                               | △   | △     | -    | -   | △*3                            | △                             | △*4                    | △*5                        |  |
| SPI communication | ○                               | ○   | ○     | ▲    | ▲   | ○                              | ○                             | ○                      | ○                          |  |
| SPI REGISTERS     | ○                               | ○   | ○     | ▲    | ▲   | ○                              | ○                             | ○                      | ○                          |  |
| x                 | detection                       | *1 The fault output off state, caused by OC or OL in ON, is latched until the corresponding restart condition is met. |       |      |     |                                |                               |                        |                            |  |
| ○                 | normal operation                | *2 On state open load switch off the corresponding HB channel both HS and LS output, if OPL_HB_ACT bit =0.            |       |      |     |                                |                               |                        |                            |  |
| -                 | not active                      | *3 OTW_MASK_FLT =1 means that overtemperature warning triggers nFAULT low   |       |      |     |                                |                               |                        |                            |  |
| ●                 | partial functionality           | *4 OC_MASK_FLT=0 unmasks and report on nFAULT if OC happens   |       |      |     |                                |                               |                        |                            |  |
| ▲                 | stop/reset                      | *5 OPL_mask_FLT=0 unmasks and report on nFAULT if Open load on state detected   |       |      |     |                                |                               |                        |                            |  |
| △                 | active LOW                      |   |       |      |     |                                |                               |                        |                            |  |

## 7.6. SPI Interface

The following table summarizes the SPI interface designed.

Table 55 – SPI Interface quick look

| Parameter                  | Description        |
|----------------------------|--------------------|
| Protocol                   | in frame           |
| Single Frame Length        | 16 bit, MSB first  |
| Frame protection           | frame length check |
| Max. Frequency             | 5 MHz              |
| CPOL                       | 0                  |
| CPHA                       | 1                  |
| Master/Slave configuration | Slave              |

The falling edge of NCS defines the start of the SPI frames. It samples the SDI line at the falling edge of SCK, while the output data is shifted out on SDO line at the rising edge of SCK (CPOL='0' CPHA = '1'). The end of SPI frame is defined by a rising edge of NCS.

### 7.6.1. Frame Length Check

For each command received, the SPI peripheral checks the number of clock edges at SCK pin. If the total number of edges is not a multiple of 16, the frame content is discarded and an SPI\_ERR bit will be returned upon next iteration.

### 7.6.2. Error Frame

In case one of the following error occurs, the SPI\_ERR diagnosis bit will be returned upon next communication iteration:

- Frame Length error
- Invalid address

### 7.6.3. SPI Frame structure

Each SDI input frame has 16 bits with the following structure:

- 2 operation command bit C1 / C0 ‘00’ for write operation, ‘01’ for read operation
- 6 ADDRESS bits
- 8 DATA bits

|     | MSB<br>LSB |    |           |           |           |           |           |           |       |  |
|-----|------------|----|-----------|-----------|-----------|-----------|-----------|-----------|-------|--|
| BIT | 15         | 14 | 13        | 12        | 11        | 10        | 9         | 8         | [7:0] |  |
| SDI | C1         | C0 | A[5]<br>] | A[4]<br>] | A[3]<br>] | A[2]<br>] | A[1]<br>] | A[0]<br>] | DATA  |  |

Register frame SDO responses the selected address and register content bit values. It has with the following structure:

- 2bit ‘1’, reserved
- 6bits, UV event / OV event , Overtemperature, NPOR and power stage status OC, OL
- 8 DATA bits

|     | MSB<br>LSB |        |    |    |    |    |    |          |       |  |
|-----|------------|--------|----|----|----|----|----|----------|-------|--|
| BIT | 15         | 1<br>4 | 13 | 12 | 11 | 10 | 9  | 8        | [7:0] |  |
| SDO | 1          | 1      | OT | OL | OC | UV | OV | NPO<br>R | DATA  |  |

Note:

For SPI write operation, the SDO response data is the value which is currently written to.

For SPI read operation, the SDO response data is the value which register address has been read.

#### 7.6.4. Parallel And Daisy Chain Capability

SPI communication between microcontroller (SPI master) and multiple these devices (slave) can be operated in parallel or in daisy chain.

Parallel operation: several slave devices are connected to one SPI channel, which share communication lines SDI, SDO and SCK, but every slave connects dedicated own NCS.




Figure 8 Without daisy chain, in parallel operation diagram

Daisy chain operation: multi devices are connected with shared one NCS and SCK, while each device SDI and SDO are daisy-chain connected. An example of 3 devices in daisy chain as below figure 9:





Figure 9 Daisy Chain Operation for 3 Devices

The SPI format for daisy chain SPI operation as below, A1~A3, D1~D3, S1~S3, R1~R3 have same meaning/definition with single device operation described



**Figure 10 SPI Format for 3 Devices Daisy Chain**

There are two header bytes dedicated for daisy chain operation

- HDR1 byte contain information of the number of devices connected in the chain by N0~N5 bits, so device support up to 63 devices, other bits are fixed
- HDR2 byte contain CLR bit which can trigger SPI clear command for all device in daisy chain, other bits are fixed (bit7 and bit6) or not care(bit0~bit4)

|      | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------|------|------|------|------|------|------|------|------|
| HDR1 | 1    | 0    | N5   | N4   | N3   | N2   | N1   | N0   |

|      | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|------|------|------|------|------|------|------|------|------|
| HDR2 | 1    | 0    | CLR  | X    | X    | X    | X    | X    |

**Figure 11 Daisy Chain Header Bytes Format**

Note: Internal logic will count number of status bytes it receives before HDR1 and HDR2 to know the position of itself in the chain, also by HDR1 it knows how many devices in the chain, so it only loads the relevant address and data byte in its buffer and bypass the other bytes.

## 7.6.5. Registers Map

| SECT               | REG_NAME               | REG_ADD_R | bits             |             |             |             |             |               |            |            |
|--------------------|------------------------|-----------|------------------|-------------|-------------|-------------|-------------|---------------|------------|------------|
|                    |                        |           | D7               | D6          | D5          | D4          | D3          | D2            | D1         | D0         |
| Status register s  | <u>STA_0</u>           | 0x00      | Reserved         | OTSD        | OTWARN      | OPL         | OC          | VM_UV         | VM_OV      | NPOR       |
|                    | <u>OC_STA_1</u>        | 0x01      | HB4_HS_OC        | HB4_LS_OC   | HB3_HS_OC   | HB3_LS_OC   | HB2_HS_OC   | HB2_LS_OC     | HB1_HS_OC  | HB1_LS_OC  |
|                    | <u>OC_STA_2</u>        | 0x02      | HB8_HS_OC        | HB8_LS_OC   | HB7_HS_OC   | HB7_LS_OC   | HB6_HS_OC   | HB6_LS_OC     | HB5_HS_OC  | HB5_LS_OC  |
|                    | <u>OC_STA_3</u>        | 0x03      | HB12_HS_OC       | HB12_LS_OC  | HB11_HS_OC  | HB11_LS_OC  | HB10_HS_OC  | HB10_LS_OC    | HB9_HS_OC  | HB9_LS_OC  |
|                    | <u>OPL_STA_1</u>       | 0x04      | HB4_HS_OPL       | HB4_LS_OPL  | HB3_HS_OPL  | HB3_LS_OPL  | HB2_HS_OPL  | HB2_LS_OPL    | HB1_HS_OPL | HB1_LS_OPL |
|                    | <u>OPL_STA_2</u>       | 0x05      | HB8_HS_OPL       | HB8_LS_OPL  | HB7_HS_OPL  | HB7_LS_OPL  | HB6_HS_OPL  | HB6_LS_OPL    | HB5_HS_OPL | HB5_LS_OPL |
|                    | <u>OPL_STA_3</u>       | 0x06      | HB12_HS_OPL      | HB12_LS_OPL | HB11_HS_OPL | HB11_LS_OPL | HB10_HS_OPL | HB10_LS_OPL   | HB9_HS_OPL | HB9_LS_OPL |
|                    | <u>HB_STA_1</u>        | 0x2B      | HB8_STA          | HB7_STA     | HB6_STA     | HB5_STA     | HB4_STA     | HB3_STA       | HB2_STA    | HB1_STA    |
|                    | <u>HB_STA_2</u>        | 0x2C      | Reversed         |             |             |             | HB12_STA    | HB11_STA      | HB10_STA   | HB9_STA    |
| Control register s | <u>GEN_CTRL_0</u>      | 0x07      | OFF_DIAG_COMP_EN | DEVICE_ID   |             |             | OC_MASK_FLT | OTW_NMASK_FLT | OVP_H      | DIAG_CLR   |
|                    | <u>HB_CTRL_1</u>       | 0x08      | HB4_HS_EN        | HB4_LS_EN   | HB3_HS_EN   | HB3_LS_EN   | HB2_HS_EN   | HB2_LS_EN     | HB1_HS_EN  | HB1_LS_EN  |
|                    | <u>HB_CTRL_2</u>       | 0x09      | HB8_HS_EN        | HB8_LS_EN   | HB7_HS_EN   | HB7_LS_EN   | HB6_HS_EN   | HB6_LS_EN     | HB5_HS_EN  | HB5_LS_EN  |
|                    | <u>HB_CTRL_3</u>       | 0x0A      | HB12_HS_EN       | HB12_LS_EN  | HB11_HS_EN  | HB11_LS_EN  | HB10_HS_EN  | HB10_LS_EN    | HB9_HS_EN  | HB9_LS_EN  |
|                    | <u>HB_PWM_CTRL1</u>    | 0x0B      | HB8_PWM_EN       | HB7_PWM_EN  | HB6_PWM_EN  | HB5_PWM_EN  | HB4_PWM_EN  | HB3_PWM_EN    | HB2_PWM_EN | HB1_PWM_EN |
|                    | <u>HB_PWM_CTRL2</u>    | 0x0C      | PWM8_DIS         | PWM7_DIS    | PWM6_DIS    | PWM5_DIS    | PWM4_DIS    | PWM3_DIS      | PWM2_DIS   | PWM1_DIS   |
|                    | <u>FW_CTRL_1</u>       | 0x0D      | HB8_FW           | HB7_FW      | HB6_FW      | HB5_FW      | HB4_FW      | HB3_FW        | HB2_FW     | HB1_FW     |
|                    | <u>FW_PWM_CTRL_2</u>   | 0x0E      | HB12_PWM_EN      | HB11_PWM_EN | HB10_PWM_EN | HB9_PWM_EN  | HB12_FW     | HB11_FW       | HB10_FW    | HB9_FW     |
|                    | <u>PWM_MAP_CTR_L_1</u> | 0x0F      | Reserved         |             | HB2_PWM_MAP |             |             | HB1_PWM_MAP   |            |            |
|                    | <u>PWM_MAP_CTR_L_2</u> | 0x10      | Reserved         |             | HB4_PWM_MAP |             |             | HB3_PWM_MAP   |            |            |
|                    | <u>PWM_MAP_CTR_L_3</u> | 0x11      | Reserved         |             | HB6_PWM_MAP |             |             | HB5_PWM_MAP   |            |            |
|                    | <u>PWM_MAP_CTR_L_4</u> | 0x12      | Reserved         |             | HB8_PWM_MAP |             |             | HB7_PWM_MAP   |            |            |
|                    | <u>PWM_FREQ_CTL1</u>   | 0x13      | PWM4_FREQ        |             | PWM3_FREQ   |             | PWM2_FREQ   |               | PWM1_FREQ  |            |

|                        |      |                  |                  |                 |                  |                 |                 |                 |                  |  |  |
|------------------------|------|------------------|------------------|-----------------|------------------|-----------------|-----------------|-----------------|------------------|--|--|
| <u>PWM_FREQ_CT_RL2</u> | 0x14 | PWM8_FREQ        |                  | PWM7_FREQ       |                  | PWM6_FREQ       |                 | PWM5_FREQ       |                  |  |  |
| <u>PWM_DC_CTRL1</u>    | 0x15 |                  |                  | PWM1_DUTY_CYCLE |                  |                 |                 |                 |                  |  |  |
| <u>PWM_DC_CTRL2</u>    | 0x16 |                  |                  | PWM2_DUTY_CYCLE |                  |                 |                 |                 |                  |  |  |
| <u>PWM_DC_CTRL3</u>    | 0x17 |                  |                  | PWM3_DUTY_CYCLE |                  |                 |                 |                 |                  |  |  |
| <u>PWM_DC_CTRL4</u>    | 0x18 |                  |                  | PWM4_DUTY_CYCLE |                  |                 |                 |                 |                  |  |  |
| <u>PWM_DC_CTRL5</u>    | 0x19 |                  |                  | PWM5_DUTY_CYCLE |                  |                 |                 |                 |                  |  |  |
| <u>PWM_DC_CTRL6</u>    | 0x1A |                  |                  | PWM6_DUTY_CYCLE |                  |                 |                 |                 |                  |  |  |
| <u>PWM_DC_CTRL7</u>    | 0x1B |                  |                  | PWM7_DUTY_CYCLE |                  |                 |                 |                 |                  |  |  |
| <u>PWM_DC_CTRL8</u>    | 0x1C |                  |                  | PWM8_DUTY_CYCLE |                  |                 |                 |                 |                  |  |  |
| <u>HB_SR_CTRL_1</u>    | 0x1D | HB8_SR           | HB7_SR           | HB6_SR          | HB5_SR           | HB4_SR          | HB3_SR          | HB2_SR          | HB1_SR           |  |  |
| <u>HB_SR_CTRL_2</u>    | 0x1E | Reversed         |                  |                 | HB12_SR          | HB11_SR         | HB10_SR         | HB9_SR          |                  |  |  |
| <u>OPL_CTRL_1</u>      | 0x1F | HB8_OPL_DIS      | HB7_OPL_DIS      | HB6_OPL_DIS     | HB5_OPL_DIS      | HB4_OPL_DIS     | HB3_OPL_DIS     | HB2_OPL_DIS     | HB1_OPL_DIS      |  |  |
| <u>OPL_OC_CTRL_2</u>   | 0x20 | OPL_mask_FLT     | OPL_HB_ACT       | Reserved        | OC_OFF_SR        | HB12_OPL_DIS    | HB11_OPL_DIS    | HB10_OPL_DIS    | HB9_OPL_DIS      |  |  |
| <u>OPL_OC_CTRL_3</u>   | 0x21 | OC_FILTER        |                  |                 | Reserved         | HB12_OPL_TH     | HB11_OPL_TH     | HB10_OPL_TH     | HB9_OPL_TH       |  |  |
| <u>OPL_CTRL_4</u>      | 0x22 | HB8_OPL_TH       | HB7_OPL_TH       | HB6_OPL_TH      | HB5_OPL_TH       | HB4_OPL_TH      | HB3_OPL_TH      | HB2_OPL_TH      | HB1_OPL_TH       |  |  |
| <u>Reversed</u>        | 0x23 | Reversed         |                  |                 |                  |                 |                 |                 |                  |  |  |
| <u>Reversed</u>        | 0x24 | Reversed         |                  |                 |                  |                 |                 |                 |                  |  |  |
| <u>GEN_CTRL_1</u>      | 0x25 | SS_MOD           |                  | SS_DEV          | RD_CLR_EN        | unlock          | SPI_ERR         | Reversed        |                  |  |  |
| <u>PWM_MAP_CTR_L_5</u> | 0x26 | Reserved         |                  | HB10_PWM_MAP    |                  |                 | HB9_PWM_MAP     |                 |                  |  |  |
| <u>PWM_MAP_CTR_L_6</u> | 0x27 | Reserved         |                  | HB12_PWM_MAP    |                  |                 | HB11_PWM_MAP    |                 |                  |  |  |
| <u>OPL_CTRL_5</u>      | 0x28 | HB4_OFF_PU_E_N   | HB4_OFF_PD_E_N   | HB3_OFF_PU_EN   | HB3_OFF_PD_E_N   | HB2_OFF_PU_EN   | HB2_OFF_PD_EN   | HB1_OFF_PU_EN   | HB1_OFF_PD_E_N   |  |  |
| <u>OPL_CTRL_6</u>      | 0x29 | HB8_OFF_PU_E_N   | HB8_OFF_PD_E_N   | HB7_OFF_PU_EN   | HB7_OFF_PD_E_N   | HB6_OFF_PU_EN   | HB6_OFF_PD_EN   | HB5_OFF_PU_EN   | HB5_OFF_PD_E_N   |  |  |
| <u>OPL_CTRL_7</u>      | 0x2A | HB12_OFF_PU_EN   | HB12_OFF_PD_EN   | HB11_OFF_PU_EN  | HB11_OFF_PD_EN   | HB10_OFF_PU_EN  | HB10_OFF_PD_E_N | HB9_OFF_PU_EN   | HB9_OFF_PD_E_N   |  |  |
| <u>OPL_CTRL_8</u>      | 0x2D | HB8_IPUPD_MODE   | HB7_IPUPD_MODE   | HB6_IPUPD_MODE  | HB5_IPUPD_MODE   | HB4_IPUPD_MODE  | HB3_IPUPD_MODE  | HB2_IPUPD_MODE  | HB1_IPUPD_MODE   |  |  |
| <u>OPL_CTRL_9</u>      | 0x2E | OCPH_CONF        | VM_OVPH_CONF     | IDCH_CONF       | TDEAD_MON_E_N    | HB12_IPUPD_MODE | HB11_IPUPD_MODE | HB10_IPUPD_MODE | HB9_IPUPD_MODE   |  |  |
| <u>HB_DRV_STA_1</u>    | 0x2F | HB8_TEXPIRE_E_RR | HB7_TEXPIRE_E_RR | HB6_TEXPIRE_ER  | HB5_TEXPIRE_E_RR | HB4_TEXPIRE_ERR | HB3_TEXPIRE_ER  | HB2_TEXPIRE_ER  | HB1_TEXPIRE_E_RR |  |  |

|  |                                     |      |          |                 |                   |                   |                  |
|--|-------------------------------------|------|----------|-----------------|-------------------|-------------------|------------------|
|  | <a href="#"><u>HB_DRV_STA_2</u></a> | 0x3F | Reversed | HB12_TEXPIRE_ER | HB11_TEXPIRE_E_RR | HB10_TEXPIRE_E_RR | HB9_TEXPIRE_E_RR |
|--|-------------------------------------|------|----------|-----------------|-------------------|-------------------|------------------|

### 7.6.6. SPI – Control and Status Registers

**Table 7.6.1 STA\_0 status register (REG\_ADDR = 0x00)**

|                | D7       | D6   | D5     | D4  | D3 | D2    | D1    | D0   |
|----------------|----------|------|--------|-----|----|-------|-------|------|
| Field Name     | Reserved | OTSD | OTWARN | OPL | OC | VM_UV | VM_OV | NPOR |
| Operation Type | RO       | RLR  | RLR    | RO  | RO | RLR   | RLR   | RLR  |
| Default        | 0        | 0    | 0      | 0   | 0  | 0     | 0     | 1    |

**Table 7.6.2 STA\_0 status register description**

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | Reserved   | 0: reversed (default value)   |
| 6   | OTSD       | 0: No over temperature shutdown happen (default value)<br>1: over temperature shutdown detected. Error latched and all outputs disabled                             |
| 5   | OTWARN     | 0: No over temperature warning happen (default value)<br>1: over temperature warning detected   |
| 4   | OPL        | 0: No open load detected (default value)<br>1: open load detected in at least one of power stages.  |
| 3   | OC         | 0: No overcurrent detected (default value)<br>1: overcurrent detected in at least one of power stages. Error latched and corresponding outputs disabled             |
| 2   | VM_UV      | 0: No VM undervoltage detected (default value)<br>1: VM undervoltage detected. Error latched and all outputs disabled   |
| 1   | VM_OV      | 0: No VM overvoltage detected (default value)<br>1: VM overvoltage detected. Error latched and all outputs disabled   |
| 0   | NPOR       | 0: POR due to VDD supply or EN (default value)<br>1: No POR.<br>Note: NPOR bit remains '0' until cleared through the DIAG_CLEAR bit or SPI readout (if RD_CLR_EN=1) |

**Table 7.6.3 OC\_STA\_1 status register (REG\_ADDR = 0x01)**

|                | D7        | D6        | D5        | D4        | D3        | D2        | D1        | D0        |
|----------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Field Name     | HB4_HS_OC | HB4_LS_OC | HB3_HS_OC | HB3_LS_OC | HB2_HS_OC | HB2_LS_OC | HB1_HS_OC | HB1_LS_OC |
| Operation Type | RLR       |
| Default        | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

**Table 7.6.4 OC\_STA\_1 status register description**

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | HB4_HS_OC  | 0: No overcurrent in HB4 high side detected (default value)<br>1: overcurrent detected in HB4 high side. Error latched, HB4 HS is disabled. |
| 6   | HB4_LS_OC  | 0: No overcurrent in HB4 low side detected (default value)<br>1: overcurrent detected in HB4 low side. Error latched, HB4 LS is disabled.   |
| 5   | HB3_HS_OC  | 0: No overcurrent in HB3 high side detected (default value)<br>1: overcurrent detected in HB3 high side. Error latched, HB3 HS is disabled. |
| 4   | HB3_LS_OC  | 0: No overcurrent in HB3 low side detected (default value)<br>1: overcurrent detected in HB3 low side. Error latched, HB3 LS is disabled.   |
| 3   | HB2_HS_OC  | 0: No overcurrent in HB2 high side detected (default value)<br>1: overcurrent detected in HB2 high side. Error latched, HB2 HS is disabled. |
| 2   | HB2_LS_OC  | 0: No overcurrent in HB2 low side detected (default value)<br>1: overcurrent detected in HB2 low side. Error latched, HB2 LS is disabled.   |
| 1   | HB1_HS_OC  | 0: No overcurrent in HB1 high side detected (default value)<br>1: overcurrent detected in HB1 high side. Error latched, HB1 HS is disabled. |

|   |           |  |
|---|-----------|--|
| 0 | HB1_HS_OC | 0: No overcurrent in HB1 high side detected (default value)<br>1: overcurrent detected in HB1 high side . Error latched, HB1 HS is disabled. |
|---|-----------|--|

**Table 7.6.5 OC\_STA\_2 status register (REG\_ADDR = 0x02)**

|                | D7         | D6         | D5         | D4         | D3         | D2         | D1         | D0         |
|----------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Field Name     | HB8_HS_O_C | HB8_LS_O_C | HB7_HS_O_C | HB7_LS_O_C | HB6_HS_O_C | HB6_LS_O_C | HB5_HS_O_C | HB5_LS_O_C |
| Operation Type | RLR        |
| Default        | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

**Table 7.6.6 OC\_STA\_2 status register description**

| Bit | Field Name | Description  |
|-----|------------|--|
| 7   | HB8_HS_OC  | 0: No overcurrent in HB8 high side detected (default value)<br>1: overcurrent detected in HB8 high side . Error latched, HB8 HS is disabled. |
| 6   | HB8_LS_OC  | 0: No overcurrent in HB8 low side detected (default value)<br>1: overcurrent detected in HB8 low side . Error latched, HB8 LS is disabled.   |
| 5   | HB7_HS_OC  | 0: No overcurrent in HB7 high side detected (default value)<br>1: overcurrent detected in HB7 high side . Error latched, HB7 HS is disabled. |
| 4   | HB7_LS_OC  | 0: No overcurrent in HB7 low side detected (default value)<br>1: overcurrent detected in HB7 low side . Error latched, HB7 LS is disabled.   |
| 3   | HB6_HS_OC  | 0: No overcurrent in HB6 high side detected (default value)<br>1: overcurrent detected in HB6 high side . Error latched, HB6 HS is disabled. |
| 2   | HB6_LS_OC  | 0: No overcurrent in HB6 low side detected (default value)<br>1: overcurrent detected in HB6 low side . Error latched, HB6 LS is disabled.   |
| 1   | HB5_HS_OC  | 0: No overcurrent in HB5 high side detected (default value)<br>1: overcurrent detected in HB5 high side . Error latched, HB5 HS is disabled. |
| 0   | HB5_LS_OC  | 0: No overcurrent in HB5 low side detected (default value)<br>1: overcurrent detected in HB5 low side . Error latched, HB5 LS is disabled.   |

**Table 7.6.7 OC\_STA\_3 status register (REG\_ADDR = 0x03)**

|                | D7          | D6          | D5          | D4          | D3          | D2          | D1         | D0         |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|------------|------------|
| Field Name     | HB12_HS_O_C | HB12_LS_O_C | HB11_HS_O_C | HB11_LS_O_C | HB10_HS_O_C | HB10_LS_O_C | HB9_HS_O_C | HB9_LS_O_C |
| Operation Type | RLR         | RLR         | RLR         | RLR         | RLR         | RLR         | RLR        | RLR        |
| Default        | 0           | 0           | 0           | 0           | 0           | 0           | 0          | 0          |

**Table 7.6.8 OC\_STA\_3 status register description**

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | HB12_HS_OC | 0: No overcurrent in HB12 high side detected (default value)<br>1: overcurrent detected in HB12 high side . Error latched, HB12 HS is disabled. |
| 6   | HB12_LS_OC | 0: No overcurrent in HB12 low side detected (default value)<br>1: overcurrent detected in HB12 low side . Error latched, HB12 LS is disabled.   |
| 5   | HB11_HS_OC | 0: No overcurrent in HB11 high side detected (default value)<br>1: overcurrent detected in HB11 high side . Error latched, HB11 HS is disabled. |
| 4   | HB11_LS_OC | 0: No overcurrent in HB11 low side detected (default value)<br>1: overcurrent detected in HB11 low side . Error latched, HB11 LS is disabled.   |
| 3   | HB10_HS_OC | 0: No overcurrent in HB10 high side detected (default value)<br>1: overcurrent detected in HB10 high side . Error latched, HB10 HS is disabled. |
| 2   | HB10_LS_OC | 0: No overcurrent in HB10 low side detected (default value)<br>1: overcurrent detected in HB10 low side . Error latched, HB10 LS is disabled.   |
| 1   | HB9_HS_OC  | 0: No overcurrent in HB9 high side detected (default value)<br>1: overcurrent detected in HB9 high side . Error latched, HB9 HS is disabled.    |

|   |           |  |
|---|-----------|--|
| 0 | HB9_LS_OC | 0: No overcurrent in HB9 low side detected (default value)<br>1: overcurrent detected in HB9 low side . Error latched, HB9 LS is disabled. |
|---|-----------|--|

**Table 7.6.9 OPL\_STA\_1 status register (REG\_ADDR = 0x04)**

|                | D7          | D6          | D5          | D4          | D3          | D2          | D1          | D0          |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Field Name     | HB4_HS_O_PL | HB4_LS_O_PL | HB3_HS_O_PL | HB3_LS_O_PL | HB2_HS_O_PL | HB2_LS_O_PL | HB1_HS_O_PL | HB1_LS_O_PL |
| Operation Type | RLR         |
| Default        | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |

**Table 7.6.10 OPL\_STA\_1 status register description**

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | HB4_HS_OPL | 0: No ON state open load in HB4 high side detected (default value)<br>1: ON state open load detected in HB4 high side . Error latched |
| 6   | HB4_LS_OPL | 0: No ON state open load in HB4 low side detected (default value)<br>1: ON state open load detected in HB4 low side . Error latched   |
| 5   | HB3_HS_OPL | 0: No ON state open load in HB3 high side detected (default value)<br>1: ON state open load detected in HB3 high side . Error latched |
| 4   | HB3_LS_OPL | 0: No ON state open load in HB3 low side detected (default value)<br>1: ON state open load detected in HB3 low side . Error latched   |
| 3   | HB2_HS_OPL | 0: No ON state open load in HB2 high side detected (default value)<br>1: ON state open load detected in HB2 high side . Error latched |
| 2   | HB2_LS_OPL | 0: No ON state open load in HB2 low side detected (default value)<br>1: ON state open load detected in HB2 low side . Error latched   |
| 1   | HB1_HS_OPL | 0: No ON state open load in HB1 high side detected (default value)<br>1: ON state open load detected in HB1 high side . Error latched |
| 0   | HB1_LS_OPL | 0: No ON state open load in HB1 low side detected (default value)<br>1: ON state open load detected in HB1 low side . Error latched   |

**Table 7.6.11 OPL\_STA\_2 status register (REG\_ADDR = 0x05)**

|                | D7          | D6          | D5          | D4          | D3          | D2          | D1          | D0          |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Field Name     | HB8_HS_O_PL | HB8_LS_O_PL | HB7_HS_O_PL | HB7_LS_O_PL | HB6_HS_O_PL | HB6_LS_O_PL | HB5_HS_O_PL | HB5_LS_O_PL |
| Operation Type | RLR         |
| Default        | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |

**Table 7.6.12 OPL\_STA\_2 status register description**

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | HB8_HS_OPL | 0: No open load in HB8 high side detected (default value)<br>1: open load detected in HB8 high side . Error latched |
| 6   | HB8_LS_OPL | 0: No open load in HB8 low side detected (default value)<br>1: open load detected in HB8 low side . Error latched   |
| 5   | HB7_HS_OPL | 0: No open load in HB7 high side detected (default value)<br>1: open load detected in HB7 high side . Error latched |
| 4   | HB7_LS_OPL | 0: No open load in HB7 low side detected (default value)<br>1: open load detected in HB7 low side . Error latched   |
| 3   | HB6_HS_OPL | 0: No open load in HB6 high side detected (default value)<br>1: open load detected in HB6 high side . Error latched |
| 2   | HB6_LS_OPL | 0: No open load in HB6 low side detected (default value)<br>1: open load detected in HB6 low side . Error latched   |
| 1   | HB5_HS_OPL | 0: No open load in HB5 high side detected (default value)<br>1: open load detected in HB5 high side . Error latched |

|   |            |   |
|---|------------|---|
| 0 | HB5_LS_OPL | 0: No open load in HB5 low side detected (default value)<br>1: open load detected in HB5 low side . Error latched |
|---|------------|---|

**Table 7.6.13 OPL\_STA\_3 status register (REG\_ADDR = 0x06)**

|                | D7          | D6          | D5          | D4          | D3          | D2          | D1         | D0         |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|------------|------------|
| Field Name     | HB12_HS_OPL | HB12_LS_OPL | HB11_HS_OPL | HB11_LS_OPL | HB10_HS_OPL | HB10_LS_OPL | HB9_HS_OPL | HB9_LS_OPL |
| Operation Type | RLR         | RLR         | RLR         | RLR         | RLR         | RLR         | RLR        | RLR        |
| Default        | 0           | 0           | 0           | 0           | 0           | 0           | 0          | 0          |

**Table 7.6.14 OPL\_STA\_3 status register description**

| Bit | Field Name  | Description   |
|-----|-------------|---|
| 7   | HB12_HS_OPL | 0: No open load in HB12 high side detected (default value)<br>1: open load detected in HB12 high side . Error latched |
| 6   | HB12_LS_OPL | 0: No open load in HB12 low side detected (default value)<br>1: open load detected in HB12 low side . Error latched   |
| 5   | HB11_HS_OPL | 0: No open load in HB11 high side detected (default value)<br>1: open load detected in HB11 high side . Error latched |
| 4   | HB11_LS_OPL | 0: No open load in HB11 low side detected (default value)<br>1: open load detected in HB11 low side . Error latched   |
| 3   | HB10_HS_OPL | 0: No open load in HB10 high side detected (default value)<br>1: open load detected in HB10 high side . Error latched |
| 2   | HB10_LS_OPL | 0: No open load in HB10 low side detected (default value)<br>1: open load detected in HB10 low side . Error latched   |
| 1   | HB9_HS_OPL  | 0: No open load in HB9 high side detected (default value)<br>1: open load detected in HB9 high side . Error latched   |
| 0   | HB9_LS_OPL  | 0: No open load in HB9 low side detected (default value)<br>1: open load detected in HB9 low side . Error latched     |

**Table 7.6.15 HB\_STA\_1 status register (REG\_ADDR = 0x2B)**

|                | D7      | D6      | D5      | D4      | D3      | D2      | D1      | D0      |
|----------------|---------|---------|---------|---------|---------|---------|---------|---------|
| Field Name     | HB8_STA | HB7_STA | HB6_STA | HB5_STA | HB4_STA | HB3_STA | HB2_STA | HB1_STA |
| Operation Type | RO      |
| Default        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

**Table 7.6.16 HB\_STA\_1 status register description**

| Bit | Field Name | Description  |
|-----|------------|--|
| 7   | HB8_STA    | 0: HB8 output voltage status low (<Vth)<br>1: HB8 output voltage status high(>Vth) |
| 6   | HB7_STA    | 0: HB7 output voltage status low (<Vth)<br>1: HB7 output voltage status high(>Vth) |
| 5   | HB6_STA    | 0: HB6 output voltage status low (<Vth)<br>1: HB6 output voltage status high(>Vth) |
| 4   | HB5_STA    | 0: HB5 output voltage status low (<Vth)<br>1: HB5 output voltage status high(>Vth) |
| 3   | HB4_STA    | 0: HB4 output voltage status low (<Vth)<br>1: HB4 output voltage status high(>Vth) |
| 2   | HB3_STA    | 0: HB3 output voltage status low (<Vth)<br>1: HB3 output voltage status high(>Vth) |
| 1   | HB2_STA    | 0: HB2 output voltage status low (<Vth)<br>1: HB2 output voltage status high(>Vth) |
| 0   | HB1_STA    | 0: HB1 output voltage status low (<Vth)<br>1: HB1 output voltage status high(>Vth) |

Table 7.6.17 HB\_STA\_2 status register (REG\_ADDR = 0x2C)

|                | D7 | D6       | D5 | D4 | D3       | D2       | D1       | D0      |
|----------------|----|----------|----|----|----------|----------|----------|---------|
| Field Name     |    | Reversed |    |    | HB12_STA | HB11_STA | HB10_STA | HB9_STA |
| Operation Type |    | RO       |    |    | RO       | RO       | RO       | RO      |
| Default        |    | 0        |    |    | 0        | 0        | 0        | 0       |

Table 7.6.18 HB\_STA\_2 status register description

| Bit | Field Name | Description  |
|-----|------------|--|
| 7   | Reversed   | Reserved, '00' shall be used   |
| 6   |            |  |
| 5   |            |  |
| 4   |            |  |
| 3   | HB12_STA   | 0: HB12 output voltage status low (<Vth)<br>1: HB12 output voltage status high(>Vth) |
| 2   | HB11_STA   | 0: HB11 output voltage status low (<Vth)<br>1: HB11 output voltage status high(>Vth) |
| 1   | HB10_STA   | 0: HB10 output voltage status low (<Vth)<br>1: HB10 output voltage status high(>Vth) |
| 0   | HB9_STA    | 0: HB9 output voltage status low (<Vth)<br>1: HB9 output voltage status high(>Vth)   |

Table 7.6.19 GEN\_CTRL\_0 control register (REG\_ADDR = 0x07)

|                | D7               | D6             | D5 | D4          | D3            | D2    | D1       | D0 |
|----------------|------------------|----------------|----|-------------|---------------|-------|----------|----|
| Field Name     | OFF_DIAG_COMP_EN | DEVICE_ID      |    | OC_MASK_FLT | OTW_NMASK_FLT | OVP_H | DIAG_CLR |    |
| Operation Type | RW               | RO             |    | RW          | RW            | RW    | WO       |    |
| Default        | 0                | Device related |    | 0           | 0             | 0     | 0        |    |

Table 7.6.20 GEN\_CTRL\_0 control register description

| Bit | Field Name           | Description   |
|-----|----------------------|---|
| 7   | OFF_DIAG_CO<br>MP_EN | 0: all half bridge OFF state diagnosis comparators are disabled; and comparator output keeps default value 0 (default value)<br>1: all half bridge OFF state diagnosis comparators are enabled                                |
| 6   | DEVICE_ID            | 100 = NSD8306   |
| 5   |                      | 101 = NSD8308   |
| 4   |                      | 110 = NSD8310   |
| 3   |                      | 111 = NSD8312<br>others reversed  |
| 3   | OC_MASK_FLT          | 0: overcurrent unmasked, reported on nfault (default value)<br>1: overcurrent event is masked, not reported on nfault   |
| 2   | OTW_NMASK_<br>FLT    | 0: overtemperature warning masked, not reported on nfault (default value)<br>1: overtemperature warning unmasked, reported on nfault  |
| 1   | OVP_H                | 0: VM overvoltage voltage threshold at >21V (default value)<br>1: Higher overvoltage protection threshold, VM up to >32V  |
| 0   | DIAG_CLR             | 0: no action - clear all fault (default value)<br>1: Trigger action - clear all fault<br>Note: DIAG_CLR bit is auto clear bit and always read as '0'. Every time writing '1' triggers single pulse to clear diagnosis result. |

**Table 7.6.21 HB\_CTRL\_1 control register (REG\_ADDR = 0x08)**

|                | <b>D7</b> | <b>D6</b> | <b>D5</b> | <b>D4</b> | <b>D3</b> | <b>D2</b> | <b>D1</b> | <b>D0</b> |
|----------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Field Name     | HB4_HS_EN | HB4_LS_EN | HB3_HS_EN | HB3_LS_EN | HB2_HS_EN | HB2_LS_EN | HB1_HS_EN | HB1_LS_EN |
| Operation Type | RW        |
| Default        | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

**Table 7.6.22 HB\_CTRL\_1 control register description**

| <b>Bit</b> | <b>Field Name</b> | <b>Description</b>  |
|------------|-------------------|---|
| 7          | HB4_HS_EN         | 0: HB4 high side disabled (default value)<br>1: HB4 high side enabled |
| 6          | HB4_LS_EN         | 0: HB4 low side disabled (default value)<br>1: HB4 low side enabled   |
| 5          | HB3_HS_EN         | 0: HB3 high side disabled (default value)<br>1: HB3 high side enabled |
| 4          | HB3_LS_EN         | 0: HB3 low side disabled (default value)<br>1: HB3 low side enabled   |
| 3          | HB2_HS_EN         | 0: HB2 high side disabled (default value)<br>1: HB2 high side enabled |
| 2          | HB2_LS_EN         | 0: HB2 low side disabled (default value)<br>1: HB2 low side enabled   |
| 1          | HB1_HS_EN         | 0: HB1 high side disabled (default value)<br>1: HB1 high side enabled |
| 0          | HB1_LS_EN         | 0: HB1 low side disabled (default value)<br>1: HB1 low side enabled   |

**Table 7.6.23 HB\_CTRL\_2 control register (REG\_ADDR=0x09)**

|                | <b>D7</b> | <b>D6</b> | <b>D5</b> | <b>D4</b> | <b>D3</b> | <b>D2</b> | <b>D1</b> | <b>D0</b> |
|----------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Field Name     | HB8_HS_EN | HB8_LS_EN | HB7_HS_EN | HB7_LS_EN | HB6_HS_EN | HB6_LS_EN | HB5_HS_EN | HB5_LS_EN |
| Operation Type | RW        |
| Default        | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

**Table 7.6.24 HB\_CTRL\_2 control register description**

| <b>Bit</b> | <b>Field Name</b> | <b>Description</b>  |
|------------|-------------------|---|
| 7          | HB8_HS_EN         | 0: HB8 high side disabled (default value)<br>1: HB8 high side enabled |
| 6          | HB8_LS_EN         | 0: HB8 low side disabled (default value)<br>1: HB8 low side enabled   |
| 5          | HB7_HS_EN         | 0: HB7 high side disabled (default value)<br>1: HB7 high side enabled |
| 4          | HB7_LS_EN         | 0: HB7 low side disabled (default value)<br>1: HB7 low side enabled   |
| 3          | HB6_HS_EN         | 0: HB6 high side disabled (default value)<br>1: HB6 high side enabled |
| 2          | HB6_LS_EN         | 0: HB6 low side disabled (default value)<br>1: HB6 low side enabled   |
| 1          | HB5_HS_EN         | 0: HB5 high side disabled (default value)<br>1: HB5 high side enabled |
| 0          | HB5_LS_EN         | 0: HB5 low side disabled (default value)<br>1: HB5 low side enabled   |

**Table 7.6.25 HB\_CTRL\_3 control register (REG\_ADDR=0x0A)**

|                | D7         | D6         | D5         | D4         | D3         | D2         | D1        | D0        |
|----------------|------------|------------|------------|------------|------------|------------|-----------|-----------|
| Field Name     | HB12_HS_EN | HB12_LS_EN | HB11_HS_EN | HB11_LS_EN | HB10_HS_EN | HB10_LS_EN | HB9_HS_EN | HB9_LS_EN |
| Operation Type | RW         | RW         | RW         | RW         | RW         | RW         | RW        | RW        |
| Default        | 0          | 0          | 0          | 0          | 0          | 0          | 0         | 0         |

**Table 7.6.26 HB\_CTRL\_3 control register description**

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | HB12_HS_EN | 0: HB12 high side disabled (default value)<br>1: HB12 high side enabled |
| 6   | HB12_LS_EN | 0: HB12 low side disabled (default value)<br>1: HB12 low side enabled   |
| 5   | HB11_HS_EN | 0: HB11 high side disabled (default value)<br>1: HB11 high side enabled |
| 4   | HB11_LS_EN | 0: HB11 low side disabled (default value)<br>1: HB11 low side enabled   |
| 3   | HB10_HS_EN | 0: HB10 high side disabled (default value)<br>1: HB10 high side enabled |
| 2   | HB10_LS_EN | 0: HB10 low side disabled (default value)<br>1: HB10 low side enabled   |
| 1   | HB9_HS_EN  | 0: HB9 high side disabled (default value)<br>1: HB9 high side enabled   |
| 0   | HB9_LS_EN  | 0: HB9 low side disabled (default value)<br>1: HB9 low side enabled     |

**Table 7.6.27 HB\_PWM\_CTRL1 register (REG\_ADDR=0x0B)**

|                | D7         | D6         | D5         | D4         | D3         | D2         | D1         | D0         |
|----------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Field Name     | HB8_PWM_EN | HB7_PWM_EN | HB6_PWM_EN | HB5_PWM_EN | HB4_PWM_EN | HB3_PWM_EN | HB2_PWM_EN | HB1_PWM_EN |
| Operation Type | RW         |
| Default        | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

**Table 7.6.28 HB\_PWM\_CTRL1 control register description**

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | HB8_PWM_EN | 0: HB8 operate in SPI ON/OFF mode (default value)<br>1: HB8 operate in PWM mode |
| 6   | HB7_PWM_EN | 0: HB7 operate in SPI ON/OFF mode (default value)<br>1: HB7 operate in PWM mode |
| 5   | HB6_PWM_EN | 0: HB6 operate in SPI ON/OFF mode (default value)<br>1: HB6 operate in PWM mode |
| 4   | HB5_PWM_EN | 0: HB5 operate in SPI ON/OFF mode (default value)<br>1: HB5 operate in PWM mode |
| 3   | HB4_PWM_EN | 0: HB4 operate in SPI ON/OFF mode (default value)<br>1: HB4 operate in PWM mode |
| 2   | HB3_PWM_EN | 0: HB3 operate in SPI ON/OFF mode (default value)<br>1: HB3 operate in PWM mode |
| 1   | HB2_PWM_EN | 0: HB2 operate in SPI ON/OFF mode (default value)<br>1: HB2 operate in PWM mode |
| 0   | HB1_PWM_EN | 0: HB1 operate in SPI ON/OFF mode (default value)<br>1: HB1 operate in PWM mode |

Table 7.6.29 HB\_PWM\_CTRL2 register (REG\_ADDR=0x0C)

|                | D7       | D6       | D5       | D4       | D3       | D2       | D1       | D0       |
|----------------|----------|----------|----------|----------|----------|----------|----------|----------|
| Field Name     | PWM8_DIS | PWM7_DIS | PWM6_DIS | PWM5_DIS | PWM4_DIS | PWM3_DIS | PWM2_DIS | PWM1_DIS |
| Operation Type | RW       |
| Default        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

Table 7.6.30 HB\_PWM\_CTRL2 control register description

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | PWM8_DIS   | 0: Internal PWM generator PWM8 enable (default value)<br>1: Internal PWM generator PWM8 disable |
| 6   | PWM7_DIS   | 0: Internal PWM generator PWM7 enable (default value)<br>1: Internal PWM generator PWM7 disable |
| 5   | PWM6_DIS   | 0: Internal PWM generator PWM6 enable (default value)<br>1: Internal PWM generator PWM6 disable |
| 4   | PWM5_DIS   | 0: Internal PWM generator PWM5 enable (default value)<br>1: Internal PWM generator PWM5 disable |
| 3   | PWM4_DIS   | 0: Internal PWM generator PWM4 enable (default value)<br>1: Internal PWM generator PWM4 disable |
| 2   | PWM3_DIS   | 0: Internal PWM generator PWM3 enable (default value)<br>1: Internal PWM generator PWM3 disable |
| 1   | PWM2_DIS   | 0: Internal PWM generator PWM2 enable (default value)<br>1: Internal PWM generator PWM2 disable |
| 0   | PWM1_DIS   | 0: Internal PWM generator PWM1 enable (default value)<br>1: Internal PWM generator PWM1 disable |

Table 7.6.31 FW\_CTRL\_1 register (REG\_ADDR=0x0D)

|                | D7     | D6     | D5     | D4     | D3     | D2     | D1     | D0     |
|----------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Field Name     | HB8_FW | HB7_FW | HB6_FW | HB5_FW | HB4_FW | HB3_FW | HB2_FW | HB1_FW |
| Operation Type | RW     |
| Default        | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Table 7.6.32 FW\_CTRL\_1 control register description

| Bit | Field Name | Description   |
|-----|------------|---|
| 7   | HB8_FW     | 0: HB8 operate in passive free-wheeling (default value)<br>1: HB8 operate in active free-wheeling |
| 6   | HB7_FW     | 0: HB7 operate in passive free-wheeling (default value)<br>1: HB7 operate in active free-wheeling |
| 5   | HB6_FW     | 0: HB6 operate in passive free-wheeling (default value)<br>1: HB6 operate in active free-wheeling |
| 4   | HB5_FW     | 0: HB5 operate in passive free-wheeling (default value)<br>1: HB5 operate in active free-wheeling |
| 3   | HB4_FW     | 0: HB4 operate in passive free-wheeling (default value)<br>1: HB4 operate in active free-wheeling |
| 2   | HB3_FW     | 0: HB3 operate in passive free-wheeling (default value)<br>1: HB3 operate in active free-wheeling |
| 1   | HB2_FW     | 0: HB2 operate in passive free-wheeling (default value)<br>1: HB2 operate in active free-wheeling |
| 0   | HB1_FW     | 0: HB1 operate in passive free-wheeling (default value)<br>1: HB1 operate in active free-wheeling |

Table 7.6.33 FW\_CTRL\_2 register (REG\_ADDR=0x0E)

|                | D7          | D6          | D5          | D4         | D3      | D2      | D1      | D0     |
|----------------|-------------|-------------|-------------|------------|---------|---------|---------|--------|
| Field Name     | HB12_PWM_EN | HB11_PWM_EN | HB10_PWM_EN | HB9_PWM_EN | HB12_FW | HB11_FW | HB10_FW | HB9_FW |
| Operation Type | RW          | RW          | RW          | RW         | RW      | RW      | RW      | RW     |
| Default        | 0           | 0           | 0           | 0          | 0       | 0       | 0       | 0      |

Table 7.6.34 FW\_CTRL\_2 control register description

| Bit | Field Name  | Description   |
|-----|-------------|---|
| 7   | HB12_PWM_EN | 0: HB12 operate in SPI ON/OFF mode (default value)<br>1: HB12 operate in PWM mode                   |
| 6   | HB11_PWM_EN | 0: HB11 operate in SPI ON/OFF mode (default value)<br>1: HB11 operate in PWM mode                   |
| 5   | HB10_PWM_EN | 0: HB10 operate in SPI ON/OFF mode (default value)<br>1: HB10 operate in PWM mode                   |
| 4   | HB9_PWM_EN  | 0: HB9 operate in SPI ON/OFF mode (default value)<br>1: HB9 operate in PWM mode                     |
| 3   | HB12_FW     | 0: HB12 operate in passive free-wheeling (default value)<br>1: HB12 operate in active free-wheeling |
| 2   | HB11_FW     | 0: HB11 operate in passive free-wheeling (default value)<br>1: HB11 operate in active free-wheeling |
| 1   | HB10_FW     | 0: HB10 operate in passive free-wheeling (default value)<br>1: HB10 operate in active free-wheeling |
| 0   | HB9_FW      | 0: HB9 operate in passive free-wheeling (default value)<br>1: HB9 operate in active free-wheeling   |

Table 7.6.35 PWM\_MAP\_CTRL\_1 register (REG\_ADDR=0x0F)

|                | D7       | D6 | D5          | D4 | D3 | D2 | D1          | D0 |
|----------------|----------|----|-------------|----|----|----|-------------|----|
| Field Name     | Reserved |    | HB2_PWM_MAP |    |    |    | HB1_PWM_MAP |    |
| Operation Type | RW       |    | RW          |    |    |    | RW          |    |
| Default        | 00       |    | 000         |    |    |    | 000         |    |

Table 7.6.36 PWM\_MAP\_CTRL\_1 control register description

| Bit | Field Name  | Description  |
|-----|-------------|--|
| 7   | Reserved    | Reserved, '00' shall be used   |
| 6   |             |  |
| 5   | HB2_PWM_MAP | HB2 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 4   |             |  |
| 3   |             |  |
| 2   | HB1_PWM_MAP | HB1 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6                           |
| 1   |             |  |
| 0   |             |  |

|  |                        |
|--|------------------------|
|  | 110: PWM7<br>111: PWM8 |
|--|------------------------|

Table 7.6.37 PWM \_MAP\_CTRL\_2 register (REG\_ADDR=0x10)

|                | D7       | D6 | D5          | D4 | D3 | D2          | D1 | D0 |
|----------------|----------|----|-------------|----|----|-------------|----|----|
| Field Name     | Reserved |    | HB4_PWM_MAP |    |    | HB3_PWM_MAP |    |    |
| Operation Type | RW       |    | RW          |    |    | RW          |    |    |
| Default        | 00       |    | 000         |    |    | 000         |    |    |

Table 7.6.38 PWM \_MAP\_CTRL\_2 control register description

| Bit | Field Name  | Description  |
|-----|-------------|--|
| 7   |             |  |
| 6   | Reserved    | Reserved, '00' shall be used   |
| 5   |             | HB4 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 4   | HB4_PWM_MAP |  |
| 3   |             |  |
| 2   |             | HB3 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 1   | HB3_PWM_MAP |  |
| 0   |             |  |

Table 7.6.39 PWM \_MAP\_CTRL\_3 register (REG\_ADDR=0x11)

|                | D7       | D6 | D5          | D4 | D3 | D2          | D1 | D0 |
|----------------|----------|----|-------------|----|----|-------------|----|----|
| Field Name     | Reserved |    | HB6_PWM_MAP |    |    | HB5_PWM_MAP |    |    |
| Operation Type | RW       |    | RW          |    |    | RW          |    |    |
| Default        | 00       |    | 000         |    |    | 000         |    |    |

Table 7.6.40 PWM \_MAP\_CTRL\_3 control register description

| Bit | Field Name  | Description  |
|-----|-------------|--|
| 7   |             |  |
| 6   | Reserved    | Reserved, '00' shall be used   |
| 5   |             | HB6 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 4   | HB6_PWM_MAP |  |
| 3   |             |  |

|   |             |  |
|---|-------------|--|
| 2 | HB5_PWM_MAP | HB5 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 1 |             |  |
| 0 |             |  |

Table 7.6.41 PWM\_MAP\_CTRL\_4 register (REG\_ADDR=0x12)

|                | D7       | D6 | D5          | D4 | D3 | D2          | D1 | D0 |
|----------------|----------|----|-------------|----|----|-------------|----|----|
| Field Name     | Reserved |    | HB8_PWM_MAP |    |    | HB7_PWM_MAP |    |    |
| Operation Type | RW       |    | RW          |    |    | RW          |    |    |
| Default        | 00       |    | 000         |    |    | 000         |    |    |

Table 7.6.42 PWM\_MAP\_CTRL\_4 control register description

| Bit | Field Name  | Description  |
|-----|-------------|--|
| 7   |             |  |
| 6   | Reserved    | Reserved, '00' shall be used   |
| 5   | HB8_PWM_MAP | HB8 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 4   |             |  |
| 3   |             |  |
| 2   |             | HB7 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 1   |             |  |
| 0   |             |  |

Table 7.6.43 PWM\_FREQ\_CTRL\_1 register (REG\_ADDR=0x13)

|                | D7        | D6 | D5        | D4 | D3 | D2        | D1        | D0 |
|----------------|-----------|----|-----------|----|----|-----------|-----------|----|
| Field Name     | PWM4_FREQ |    | PWM3_FREQ |    |    | PWM2_FREQ | PWM1_FREQ |    |
| Operation Type | RW        |    | RW        |    |    | RW        | RW        |    |
| Default        | 00        |    | 00        |    |    | 00        | 00        |    |

Table 7.6.44 PWM\_FREQ\_CTRL\_1 control register Description

| Bit | Field Name | Description  |
|-----|------------|--|
| 7   | PWM4_FREQ  | PWM4 typical frequency configuration<br>00: 80Hz (default value) |

|   |           |  |
|---|-----------|--|
| 6 |           | 01: 100Hz<br>10: 200Hz<br>11: 2kHz   |
| 5 | PWM3_FREQ | PWM3 typical frequency configuration<br>00: 80Hz (default value)<br>01: 100Hz<br>10: 200Hz<br>11: 2kHz |
| 4 |           |  |
| 3 | PWM2_FREQ | PWM2 typical frequency configuration<br>00: 80Hz (default value)<br>01: 100Hz<br>10: 200Hz<br>11: 2kHz |
| 2 |           |  |
| 1 | PWM1_FREQ | PWM1 typical frequency configuration<br>00: 80Hz (default value)<br>01: 100Hz<br>10: 200Hz<br>11: 2kHz |
| 0 |           |  |

Table 7.6.45 PWM\_FREQ\_CTRL\_2 register (REG\_ADDR=0x14)

|                | D7        | D6 | D5        | D4 | D3        | D2 | D1        | D0 |
|----------------|-----------|----|-----------|----|-----------|----|-----------|----|
| Field Name     | PWM8_FREQ |    | PWM7_FREQ |    | PWM6_FREQ |    | PWM5_FREQ |    |
| Operation Type | RW        |    | RW        |    | RW        |    | RW        |    |
| Default        | 00        |    | 00        |    | 00        |    | 00        |    |

Table 7.6.46 PWM\_FREQ\_CTRL\_2 control register description

| Bit | Field Name | Description  |
|-----|------------|--|
| 7   | PWM8_FREQ  | PWM8 typical frequency configuration<br>00: 80Hz (default value)<br>01: 100Hz<br>10: 200Hz<br>11: 2kHz |
| 6   |            |  |
| 5   | PWM7_FREQ  | PWM7 typical frequency configuration<br>00: 80Hz (default value)<br>01: 100Hz<br>10: 200Hz<br>11: 2kHz |
| 4   |            |  |
| 3   | PWM6_FREQ  | PWM6 typical frequency configuration<br>00: 80Hz (default value)<br>01: 100Hz<br>10: 200Hz<br>11: 2kHz |
| 2   |            |  |
| 1   | PWM5_FREQ  | PWM5 typical frequency configuration<br>00: 80Hz (default value)<br>01: 100Hz<br>10: 200Hz<br>11: 2kHz |
| 0   |            |  |

Table 7.6.47 PWM\_DC\_CTRL\_1 register (REG\_ADDR=0x15)

|                | D7              | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|-----------------|----|----|----|----|----|----|----|
| Field Name     | PWM1_DUTY_CYCLE |    |    |    |    |    |    |    |
| Operation Type | RW              |    |    |    |    |    |    |    |

|         |          |
|---------|----------|
| Default | 00000000 |
|---------|----------|

Table 7.6.48 PWM\_DC\_CTRL\_1 control register Description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   |                 |   |
| 6   |                 |   |
| 5   |                 |   |
| 4   | PWM1_DUTY_CYCLE | PWM1 duty cycle calculation = 100% * BIT value /255 |
| 3   |                 |   |
| 2   |                 |   |
| 1   |                 |   |
| 0   |                 |   |

Table 7.6.49 PWM\_DC\_CTRL\_2 register (REG\_ADDR=0x16)

|                |                 |    |    |    |    |    |    |    |
|----------------|-----------------|----|----|----|----|----|----|----|
|                | D7              | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Field Name     | PWM2_DUTY_CYCLE |    |    |    |    |    |    |    |
| Operation Type | RW              |    |    |    |    |    |    |    |
| Default        | 00000000        |    |    |    |    |    |    |    |

Table 7.6.50 PWM\_DC\_CTRL\_2 control register description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   |                 |   |
| 6   |                 |   |
| 5   |                 |   |
| 4   | PWM2_DUTY_CYCLE | PWM2 duty cycle calculation = 100% * BIT value /255 |
| 3   |                 |   |
| 2   |                 |   |
| 1   |                 |   |
| 0   |                 |   |

Table 7.6.51 PWM\_DC\_CTRL\_3 register (REG\_ADDR=0x17)

|                |                 |    |    |    |    |    |    |    |
|----------------|-----------------|----|----|----|----|----|----|----|
|                | D7              | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Field Name     | PWM3_DUTY_CYCLE |    |    |    |    |    |    |    |
| Operation Type | RW              |    |    |    |    |    |    |    |
| Default        | 00000000        |    |    |    |    |    |    |    |

Table 7.6.52 PWM\_DC\_CTRL\_3 control register description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   |                 |   |
| 6   |                 |   |
| 5   |                 |   |
| 4   | PWM3_DUTY_CYCLE | PWM3 duty cycle calculation = 100% * BIT value /255 |
| 3   |                 |   |

|   |  |
|---|--|
| 2 |  |
| 1 |  |
| 0 |  |

Table 7.6.53 PWM\_DC\_CTRL\_4 register (REG\_ADDR=0x18)

|                | D7              | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|-----------------|----|----|----|----|----|----|----|
| Field Name     | PWM4_DUTY_CYCLE |    |    |    |    |    |    |    |
| Operation Type | RW              |    |    |    |    |    |    |    |
| Default        | 00000000        |    |    |    |    |    |    |    |

Table 7.6.54 PWM\_DC\_CTRL\_4 control register description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   | PWM4_DUTY_CYCLE | PWM4 duty cycle calculation = 100% * BIT value /255 |
| 6   |                 |   |
| 5   |                 |   |
| 4   |                 |   |
| 3   |                 |   |
| 2   |                 |   |
| 1   |                 |   |
| 0   |                 |   |

Table 7.6.55 PWM\_DC\_CTRL\_5 register (REG\_ADDR=0x19)

|                | D7              | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|-----------------|----|----|----|----|----|----|----|
| Field Name     | PWM5_DUTY_CYCLE |    |    |    |    |    |    |    |
| Operation Type | RW              |    |    |    |    |    |    |    |
| Default        | 00000000        |    |    |    |    |    |    |    |

Table 7.6.56 PWM\_DC\_CTRL\_5 control register description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   | PWM5_DUTY_CYCLE | PWM5 duty cycle calculation = 100% * BIT value /255 |
| 6   |                 |   |
| 5   |                 |   |
| 4   |                 |   |
| 3   |                 |   |
| 2   |                 |   |
| 1   |                 |   |
| 0   |                 |   |

Table 7.6.57 PWM\_DC\_CTRL\_6 register (REG\_ADDR=0x1A)

|                | D7              | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|-----------------|----|----|----|----|----|----|----|
| Field Name     | PWM6_DUTY_CYCLE |    |    |    |    |    |    |    |
| Operation Type | RW              |    |    |    |    |    |    |    |
| Default        | 00000000        |    |    |    |    |    |    |    |

Table 7.6.58 PWM\_DC\_CTRL\_6 control register description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   | PWM6_DUTY_CYCLE | PWM6 duty cycle calculation = 100% * BIT value /255 |
| 6   |                 |   |
| 5   |                 |   |
| 4   |                 |   |
| 3   |                 |   |
| 2   |                 |   |
| 1   |                 |   |
| 0   |                 |   |

Table 7.6.59 PWM\_DC\_CTRL\_7 register (REG\_ADDR=0x1B)

|                | D7              | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|-----------------|----|----|----|----|----|----|----|
| Field Name     | PWM7_DUTY_CYCLE |    |    |    |    |    |    |    |
| Operation Type | RW              |    |    |    |    |    |    |    |
| Default        | 00000000        |    |    |    |    |    |    |    |

Table 7.6.60 PWM\_DC\_CTRL\_7 control register description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   | PWM7_DUTY_CYCLE | PWM7 duty cycle calculation = 100% * BIT value /255 |
| 6   |                 |   |
| 5   |                 |   |
| 4   |                 |   |
| 3   |                 |   |
| 2   |                 |   |
| 1   |                 |   |
| 0   |                 |   |

Table 7.6.61 PWM\_DC\_CTRL\_8 register (REG\_ADDR=0x1C)

|                | D7              | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------------|-----------------|----|----|----|----|----|----|----|
| Field Name     | PWM8_DUTY_CYCLE |    |    |    |    |    |    |    |
| Operation Type | RW              |    |    |    |    |    |    |    |
| Default        | 00000000        |    |    |    |    |    |    |    |

Table 7.6.62 PWM\_DC\_CTRL\_8 control register description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   | PWM8_DUTY_CYCLE | PWM8 duty cycle calculation = 100% * BIT value /255 |
| 6   |                 |   |
| 5   |                 |   |
| 4   |                 |   |
| 3   |                 |   |
| 2   |                 |   |
| 1   |                 |   |

|  |  |
|--|--|
|  |  |
|--|--|

**Table 7.6.63 HB\_SR\_CTRL\_1 Register (REG\_ADDR=0x1D)**

|                | D7     | D6     | D5     | D4     | D3     | D2     | D1     | D0     |
|----------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Field Name     | HB8_SR | HB7_SR | HB6_SR | HB5_SR | HB4_SR | HB3_SR | HB2_SR | HB1_SR |
| Operation Type | RW     |
| Default        | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

**Table 7.6.64 HB\_SR\_CTRL\_1 control register description**

| Bit | Field Name | Description  |
|-----|------------|--|
| 7   | HB8_SR     | 0: HB8 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB8 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 6   | HB7_SR     | 0: HB7 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB7 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 5   | HB6_SR     | 0: HB6 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB6 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 4   | HB5_SR     | 0: HB5 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB5 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 3   | HB4_SR     | 0: HB4 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB4 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 2   | HB3_SR     | 0: HB3 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB3 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 1   | HB2_SR     | 0: HB2 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB2 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 0   | HB1_SR     | 0: HB1 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB1 power stage output rise / fall slew rate 2.5 V/μs typ. |

**Table 7.6.65 HB\_SR\_CTRL\_2 Register (REG\_ADDR=0x1E)**

|                | D7 | D6 | D5 | D4       | D3 | D2      | D1      | D0      |        |
|----------------|----|----|----|----------|----|---------|---------|---------|--------|
| Field Name     |    |    |    | Reversed |    | HB12_SR | HB11_SR | HB10_SR | HB9_SR |
| Operation Type |    |    |    | RW       |    | RW      | RW      | RW      |        |
| Default        |    |    |    | 0000     |    | 0       | 0       | 0       |        |

**Table 7.6.66 HB\_SR\_CTRL\_2 control register description**

| Bit | Field Name | Description  |
|-----|------------|--|
| 7   |            |  |
| 6   | Reversed   | Reserved, '0000' shall be used   |
| 5   |            |  |
| 4   |            |  |
| 3   | HB12_SR    | 0: HB12 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB12 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 2   | HB11_SR    | 0: HB11 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB11 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 1   | HB10_SR    | 0: HB10 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB10 power stage output rise / fall slew rate 2.5 V/μs typ. |
| 0   | HB9_SR     | 0: HB9 power stage output rise / fall slew rate 0.6 V/μs typ. (default value)<br>1: HB9 power stage output rise / fall slew rate 2.5 V/μs typ.   |

Table 7.6.67 OPL\_CTRL\_1 register (REG\_ADDR=0x1F)

|                | D7          | D6          | D5          | D4          | D3          | D2          | D1          | D0          |
|----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Field Name     | HB8_OPL_DIS | HB7_OPL_DIS | HB6_OPL_DIS | HB5_OPL_DIS | HB4_OPL_DIS | HB3_OPL_DIS | HB2_OPL_DIS | HB1_OPL_DIS |
| Operation Type | RW          |
| Default        | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |

Table 7.6.68 OPL\_CTRL\_1 control register description

| Bit | Field Name  | Description   |
|-----|-------------|---|
| 7   | HB8_OPL_DIS | 0: HB8 active open load enable (default value)<br>1: HB8 active open load disable |
| 6   | HB7_OPL_DIS | 0: HB7 active open load enable (default value)<br>1: HB7 active open load disable |
| 5   | HB6_OPL_DIS | 0: HB6 active open load enable (default value)<br>1: HB6 active open load disable |
| 4   | HB5_OPL_DIS | 0: HB5 active open load enable (default value)<br>1: HB5 active open load disable |
| 3   | HB4_OPL_DIS | 0: HB4 active open load enable (default value)<br>1: HB4 active open load disable |
| 2   | HB3_OPL_DIS | 0: HB3 active open load enable (default value)<br>1: HB3 active open load disable |
| 1   | HB2_OPL_DIS | 0: HB2 active open load enable (default value)<br>1: HB2 active open load disable |
| 0   | HB1_OPL_DIS | 0: HB8 active open load enable (default value)<br>1: HB8 active open load disable |

Table 7.6.69 OPL\_OC\_CTRL\_2 register (REG\_ADDR=0x20)

|                | D7           | D6         | D5       | D4        | D3           | D2           | D1           | D0          |
|----------------|--------------|------------|----------|-----------|--------------|--------------|--------------|-------------|
| Field Name     | OPL_mask_FLT | OPL_HB_ACT | Reserved | OC_OFF_SR | HB12_OPL_DIS | HB11_OPL_DIS | HB10_OPL_DIS | HB9_OPL_DIS |
| Operation Type | RW           | RW         | RW       | RW        | RW           | RW           | RW           | RW          |
| Default        | 0            | 0          | 0        | 0         | 0            | 0            | 0            | 0           |

Table 7.6.70 OPL\_OC\_CTRL\_2 control register description

| Bit | Field Name   | Description   |
|-----|--------------|---|
| 7   | OPL_mask_FLT | 0: open load unmasked, reported on nfault (default value)<br>1: open load event is masked, not reported on nfault |
| 6   | OPL_HB_ACT   | 0: HB OFF, after OPL detected (default)<br>1: HB remains active, after OPL detected                               |
| 5   | Reserved     | Reversed, '0' shall be used   |
| 4   | OC_OFF_SR    | 0: OCP event fast turn off slew rate (default value)<br>1: OCP event slow turn off slew rate                      |
| 3   | HB12_OPL_DIS | 0: HB12 active open load enable (default value)<br>1: HB12 active open load disable                               |
| 2   | HB11_OPL_DIS | 0: HB11 active open load enable (default value)<br>1: HB11 active open load disable                               |
| 1   | HB10_OPL_DIS | 0: HB10 active open load enable (default value)<br>1: HB10 active open load disable                               |
| 0   | HB9_OPL_DIS  | 0: HB9 active open load enable (default value)<br>1: HB9 active open load disable                                 |

Table 7.6.71 OPL\_OC\_CTRL\_3 register (REG\_ADDR=0x21)

|                | D7        | D6       | D5 | D4          | D3          | D2          | D1         | D0 |
|----------------|-----------|----------|----|-------------|-------------|-------------|------------|----|
| Field Name     | OC_FILTER | Reserved |    | HB12_OPL_TH | HB11_OPL_TH | HB10_OPL_TH | HB9_OPL_TH |    |
| Operation Type | RW        | RW       | RW | RW          | RW          | RW          | RW         |    |
| Default        | 000       | 0        | 0  | 0           | 0           | 0           | 0          | 0  |

Table 7.6.72 OPL\_OC\_CTRL\_3 control register description

| Bit | Field Name  | Description  |
|-----|-------------|--|
| 7   | OC_FILTER   | OCP typical deglitch filter timing<br>000: 10µs (default value)<br>001: 5µs<br>010: 2.5µs<br>011: 1µs<br>100: 60µs<br>101: 40µs<br>110: 30µs<br>111: 20µs          |
| 6   |             |  |
| 5   |             |  |
| 4   | Reserved    | Reserved, '0' shall be used  |
| 3   | HB12_OPL_TH | 0: HB12 active open load normal threshold and long open load filter used (default value)<br>1: HB12 active open load low threshold and short open load filter used |
| 2   | HB11_OPL_TH | 0: HB11 active open load normal threshold and long open load filter used (default value)<br>1: HB11 active open load low threshold and short open load filter used |
| 1   | HB10_OPL_TH | 0: HB10 active open load normal threshold and long open load filter used (default value)<br>1: HB10 active open load low threshold and short open load filter used |
| 0   | HB9_OPL_TH  | 0: HB9 active open load normal threshold and long open load filter used (default value)<br>1: HB9 active open load low threshold and short open load filter used   |

Table 7.6.73 OPL\_CTRL\_4 register (REG\_ADDR=0x22)

|                | D7         | D6         | D5         | D4         | D3         | D2         | D1         | D0         |
|----------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Field Name     | HB8_OPL_TH | HB7_OPL_TH | HB6_OPL_TH | HB5_OPL_TH | HB4_OPL_TH | HB3_OPL_TH | HB2_OPL_TH | HB1_OPL_TH |
| Operation Type | RW         |
| Default        | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

Table 7.6.74 OPL\_CTRL\_4 control register description

| Bit | Field Name | Description  |
|-----|------------|--|
| 7   | HB8_OPL_TH | 0: HB8 active open load normal threshold and long open load filter used (default value)<br>1: HB8 active open load low threshold and short open load filter used |
| 6   | HB7_OPL_TH | 0: HB7 active open load normal threshold and long open load filter used (default value)<br>1: HB7 active open load low threshold and short open load filter used |
| 5   | HB6_OPL_TH | 0: HB6 active open load normal threshold and long open load filter used (default value)<br>1: HB6 active open load low threshold and short open load filter used |
| 4   | HB5_OPL_TH | 0: HB5 active open load normal threshold and long open load filter used (default value)<br>1: HB5 active open load low threshold and short open load filter used |
| 3   | HB4_OPL_TH | 0: HB4 active open load normal threshold and long open load filter used (default value)<br>1: HB4 active open load low threshold and short open load filter used |
| 2   | HB3_OPL_TH | 0: HB3 active open load normal threshold and long open load filter used (default value)<br>1: HB3 active open load low threshold and short open load filter used |
| 1   | HB2_OPL_TH | 0: HB2 active open load normal threshold and long open load filter used (default value)<br>1: HB2 active open load low threshold and short open load filter used |
| 0   | HB1_OPL_TH | 0: HB1 active open load normal threshold and long open load filter used (default value)<br>1: HB1 active open load low threshold and short open load filter used |

Table 7.6.75 GEN\_CTRL\_1 register (REG\_ADDR=0x25)

|                | D7     | D6     | D5        | D4     | D3      | D2 | D1       | D0 |
|----------------|--------|--------|-----------|--------|---------|----|----------|----|
| Field Name     | SS_MOD | SS_DEV | RD_CLR_EN | unlock | SPI_ERR |    | Reversed |    |
| Operation Type | RW     | RW     | RW        | RW     | RLR     |    | RO       |    |
| Default        | 00     | 0      | 0         | 0      | 0       |    | 00       |    |

Table 7.6.76 GEN\_CTRL\_1 control register description

| BIT | Field Name | Description  |
|-----|------------|--|
| 7   | SS_MOD     | spread spectrum configuration<br>00: disable spread spectrum (default value)<br>01: modulation freq 15.625 kHz<br>10: modulation freq 31.25 kHz<br>11: modulation freq 62.5 kHz  |
| 6   |            |  |
| 5   | SS_DEV     | 0: modulation deviation 5% (typ) (default value)<br>1: modulation deviation 10% (typ)  |
| 4   | RD_CLR_EN  | 0: SPI read command to clear diagnosis flag disable (default value)<br>1: SPI read command to clear diagnosis flag enable  |
| 3   | unlock     | 0: OPL_CTRL_9 address 0x2E register bit 7~bit4 (OCPH_CONF, VM_OVPH_CONF, IDCH_CONF, TDEAD_MON_EN) 4 bits are in lock, write operation is ignored. (default value)<br>1: OPL_CTRL_9 address 0x2E register bit 7~bit4 (OCPH_CONF, VM_OVPH_CONF, IDCH_CONF, TDEAD_MON_EN) 4 bits are unlock, write operation is available.<br>Note:<br>Unlock function can temporarily allow user to change the 4 bits setting value. After power up, the 4 bits in OPL_CTRL_9 related with unlock function, are reset to default, and only determined by internal OTP. |
| 2   | SPI_ERR    | 0: No SPI communication error is detected. (default value).<br>1: An SPI communication error is detected.  |
| 1   | Reversed   | Reserved, '00' shall be used   |
| 0   |            |  |

Table 7.6.77 PWM\_MAP\_CTRL\_5 register (REG\_ADDR=0x26)

|                | D7       | D6 | D5           | D4 | D3 | D2 | D1          | D0 |
|----------------|----------|----|--------------|----|----|----|-------------|----|
| Field Name     | Reserved |    | HB10_PWM_MAP |    |    |    | HB9_PWM_MAP |    |
| Operation Type | RW       |    | RW           |    |    |    | RW          |    |
| Default        | 00       |    | 000          |    |    |    | 000         |    |

Table 7.6.78 PWM\_MAP\_CTRL\_5 control register description

| Bit | Field Name   | Description   |
|-----|--------------|---|
| 7   | Reserved     | Reserved, '00' shall be used  |
| 6   |              |   |
| 5   | HB10_PWM_MAP | HB10 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 4   |              |   |
| 3   |              |   |

|   |             |  |
|---|-------------|--|
| 2 | HB9_PWM_MAP | HB9 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
|---|-------------|--|

**Table 7.6.79 PWM \_MAP\_CTRL\_6 register (REG\_ADDR=0x27)**

|                | D7       | D6 | D5           | D4 | D3 | D2           | D1 | D0 |
|----------------|----------|----|--------------|----|----|--------------|----|----|
| Field Name     | Reserved |    | HB12_PWM_MAP |    |    | HB11_PWM_MAP |    |    |
| Operation Type | RW       |    | RW           |    |    | RW           |    |    |
| Default        | 00       |    | 000          |    |    | 000          |    |    |

**Table 7.6.80 PWM \_MAP\_CTRL\_6 control register description**

| Bit | Field Name   | Description   |
|-----|--------------|---|
| 7   |              |   |
| 6   | Reserved     | Reserved, '00' shall be used  |
| 5   |              | HB12 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |
| 4   | HB12_PWM_MAP |   |
| 3   |              |   |
| 2   | HB11_PWM_MAP | HB11 <-> internal PWM generator MAP configuration<br>000: PWM1 (default value)<br>001: PWM2<br>010: PWM3<br>011: PWM4<br>100: PWM5<br>101: PWM6<br>110: PWM7<br>111: PWM8 |

**Table 7.6.81 OPL\_CTRL\_5 register (REG\_ADDR=0x28)**

|                | D7             | D6             | D5             | D4             | D3             | D2             | D1             | D0             |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Field Name     | HB4_OFF_P_U_EN | HB4_OFF_P_D_EN | HB3_OFF_P_U_EN | HB3_OFF_P_D_EN | HB2_OFF_P_U_EN | HB2_OFF_P_D_EN | HB1_OFF_P_U_EN | HB1_OFF_P_D_EN |
| Operation Type | RW             |
| Default        | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

**Table 7.6.82 OPL\_CTRL\_5 control register description**

| Bit | Field Name    | Description   |
|-----|---------------|---|
| 7   | HB4_OFF_PU_EN | 0: HB4 off state open load pull up current disabled (default value)<br>1: HB4 off state open load pull up current enabled |

|   |               |   |
|---|---------------|---|
| 6 | HB4_OFF_PD_EN | 0: HB4 off state open load pull down current disabled (default value)<br>1: HB4 off state open load pull down current enabled |
| 5 | HB3_OFF_PU_EN | 0: HB3 off state open load pull up current disabled (default value)<br>1: HB3 off state open load pull up current enabled     |
| 4 | HB3_OFF_PD_EN | 0: HB3 off state open load pull down current disabled (default value)<br>1: HB3 off state open load pull down current enabled |
| 3 | HB2_OFF_PU_EN | 0: HB2 off state open load pull up current disabled (default value)<br>1: HB2 off state open load pull up current enabled     |
| 2 | HB2_OFF_PD_EN | 0: HB2 off state open load pull down current disabled (default value)<br>1: HB2 off state open load pull down current enabled |
| 1 | HB1_OFF_PU_EN | 0: HB1 off state open load pull up current disabled (default value)<br>1: HB1 off state open load pull up current enabled     |
| 0 | HB1_OFF_PD_EN | 0: HB1 off state open load pull down current disabled (default value)<br>1: HB1 off state open load pull down current enabled |

Table 7.6.83 OPL\_CTRL\_6 register (REG\_ADDR=0x29)

|                | D7            | D6            | D5            | D4            | D3            | D2            | D1            | D0            |
|----------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| Field Name     | HB8_OFF_PU_EN | HB8_OFF_PD_EN | HB7_OFF_PU_EN | HB7_OFF_PD_EN | HB6_OFF_PU_EN | HB6_OFF_PD_EN | HB5_OFF_PU_EN | HB5_OFF_PD_EN |
| Operation Type | RW            |
| Default        | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

Table 7.6.84 OPL\_CTRL\_6 control register description

| Bit | Field Name    | Description   |
|-----|---------------|---|
| 7   | HB8_OFF_PU_EN | 0: HB8 off state open load pull up current disabled (default value)<br>1: HB8 off state open load pull up current enabled     |
| 6   | HB8_OFF_PD_EN | 0: HB8 off state open load pull down current disabled (default value)<br>1: HB8 off state open load pull down current enabled |
| 5   | HB7_OFF_PU_EN | 0: HB7 off state open load pull up current disabled (default value)<br>1: HB7 off state open load pull up current enabled     |
| 4   | HB7_OFF_PD_EN | 0: HB7 off state open load pull down current disabled (default value)<br>1: HB7 off state open load pull down current enabled |
| 3   | HB6_OFF_PU_EN | 0: HB6 off state open load pull up current disabled (default value)<br>1: HB6 off state open load pull up current enabled     |
| 2   | HB6_OFF_PD_EN | 0: HB6 off state open load pull down current disabled (default value)<br>1: HB6 off state open load pull down current enabled |
| 1   | HB5_OFF_PU_EN | 0: HB5 off state open load pull up current disabled (default value)<br>1: HB5 off state open load pull up current enabled     |
| 0   | HB5_OFF_PD_EN | 0: HB5 off state open load pull down current disabled (default value)<br>1: HB5 off state open load pull down current enabled |

Table 7.6.85 OPL\_CTRL\_7 register (REG\_ADDR=0x2A)

|                | D7             | D6             | D5             | D4             | D3             | D2             | D1            | D0            |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| Field Name     | HB12_OFF_PU_EN | HB12_OFF_PD_EN | HB11_OFF_PU_EN | HB11_OFF_PD_EN | HB10_OFF_PU_EN | HB10_OFF_PD_EN | HB9_OFF_PU_EN | HB9_OFF_PD_EN |
| Operation Type | RW             | RW             | RW             | RW             | RW             | RW             | RW            | RW            |
| Default        | 0              | 0              | 0              | 0              | 0              | 0              | 0             | 0             |

Table 7.6.86 OPL\_CTRL\_7 control register description

| Bit | Field Name | Description |
|-----|------------|-------------|
|-----|------------|-------------|

|   |                |   |
|---|----------------|---|
| 7 | HB12_OFF_PU_EN | 0: HB12 off state open load pull up current disabled (default value)<br>1: HB12 off state open load pull up current enabled     |
| 6 | HB12_OFF_PD_EN | 0: HB12 off state open load pull down current disabled (default value)<br>1: HB12 off state open load pull down current enabled |
| 5 | HB11_OFF_PU_EN | 0: HB11 off state open load pull up current disabled (default value)<br>1: HB11 off state open load pull up current enabled     |
| 4 | HB11_OFF_PD_EN | 0: HB11 off state open load pull down current disabled (default value)<br>1: HB11 off state open load pull down current enabled |
| 3 | HB10_OFF_PU_EN | 0: HB10 off state open load pull up current disabled (default value)<br>1: HB10 off state open load pull up current enabled     |
| 2 | HB10_OFF_PD_EN | 0: HB10 off state open load pull down current disabled (default value)<br>1: HB10 off state open load pull down current enabled |
| 1 | HB9_OFF_PU_EN  | 0: HB9 off state open load pull up current disabled (default value)<br>1: HB9 off state open load pull up current enabled       |
| 0 | HB9_OFF_PD_EN  | 0: HB9 off state open load pull down current disabled (default value)<br>1: HB9 off state open load pull down current enabled   |

Table 7.6.87 OPL\_CTRL\_8 register (REG\_ADDR=0x2D)

|                | D7             | D6             | D5             | D4             | D3             | D2             | D1             | D0             |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Field Name     | HB8_IPUPD_MODE | HB7_IPUPD_MODE | HB6_IPUPD_MODE | HB5_IPUPD_MODE | HB4_IPUPD_MODE | HB3_IPUPD_MODE | HB2_IPUPD_MODE | HB1_IPUPD_MODE |
| Operation Type | RW             |
| Default        | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

Table 7.6.88 OPL\_CTRL\_8 control register description

| Bit | Field Name     | Description  |
|-----|----------------|--|
| 7   | HB8_IPUPD_MODE | 0: HB8 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB8 off diag fast charge current enable, high pull up / pull down current |
| 6   | HB7_IPUPD_MODE | 0: HB7 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB7 off diag fast charge current enable, high pull up / pull down current |
| 5   | HB6_IPUPD_MODE | 0: HB6 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB6 off diag fast charge current enable, high pull up / pull down current |
| 4   | HB5_IPUPD_MODE | 0: HB5 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB5 off diag fast charge current enable, high pull up / pull down current |
| 3   | HB4_IPUPD_MODE | 0: HB4 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB4 off diag fast charge current enable, high pull up / pull down current |
| 2   | HB3_IPUPD_MODE | 0: HB3 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB3 off diag fast charge current enable, high pull up / pull down current |
| 1   | HB2_IPUPD_MODE | 0: HB2 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB2 off diag fast charge current enable, high pull up / pull down current |
| 0   | HB1_IPUPD_MODE | 0: HB1 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB1 off diag fast charge current enable, high pull up / pull down current |

Table 7.6.89 OPL\_CTRL\_9 register (REG\_ADDR=0x2E)

|                | D7        | D6           | D5        | D4           | D3              | D2              | D1              | D0             |
|----------------|-----------|--------------|-----------|--------------|-----------------|-----------------|-----------------|----------------|
| Field Name     | OCPH_CONF | VM_OVPH_CONF | IDCH_CONF | TDEAD_MON_EN | HB12_IPUPD_MODE | HB11_IPUPD_MODE | HB10_IPUPD_MODE | HB9_IPUPD_MODE |
| Operation Type | RW        | RW           | RW        | RW           | RW              | RW              | RW              | RW             |
| Default        | 0         | 0            | 0         | 1            | 0               | 0               | 0               | 0              |

Table 7.6.90 OPL\_CTRL\_9 control register description

| Bit | Field Name | Description |
|-----|------------|-------------|
|-----|------------|-------------|

|   |                 |  |
|---|-----------------|--|
| 7 | OCPH_CONF       | 0: OCP threshold typ 1.3A (default value)<br>1: OCP threshold typ 1.7A<br>Note: It is not suggested to change OCP threshold setting, and default value after POR is determined by OTP  |
| 6 | VM_OVPH_CONF    | 0: OVPH threshold typ 35V (default value)<br>1: OVPH threshold typ 37V<br>Note: It is not suggested to change OVP threshold setting, and default value after POR is determined by OTP  |
| 5 | IDCH_CONF       | Configure HS and LS discharge pull down current level<br>0: pull down current level normal (default value)<br>1: pull down current level high<br>Note: It is not suggested to change pull down current setting, default value after POR is determined by OTP |
| 4 | TDEAD_MON_EN    | 0: Tdead is determined by internal fixed timing<br>1: Tdead is determined by internal feedback signal (default value)<br>Note: It is not suggested to change Tdead timing setting, default value after POR is determined by OTP                              |
| 3 | HB12_IPUPD_MODE | 0: HB12 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB12 off diag fast charge current enable, high pull up / pull down current   |
| 2 | HB11_IPUPD_MODE | 0: HB11 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB11 off diag fast charge current enable, high pull up / pull down current   |
| 1 | HB10_IPUPD_MODE | 0: HB10 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB10 off diag fast charge current enable, high pull up / pull down current   |
| 0 | HB9_IPUPD_MODE  | 0: HB9 off diag fast charge current disable, low pull up / pull down current (default value)<br>1: HB9 off diag fast charge current enable, high pull up / pull down current   |

Table 7.6.91 HB\_DRV\_STA\_1 register (REG\_ADDR=0x2F)

|                | D7              | D6              | D5              | D4              | D3              | D2              | D1              | D0              |
|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Field Name     | HB8_TEXPIRE_ERR | HB7_TEXPIRE_ERR | HB6_TEXPIRE_ERR | HB5_TEXPIRE_ERR | HB4_TEXPIRE_ERR | HB3_TEXPIRE_ERR | HB2_TEXPIRE_ERR | HB1_TEXPIRE_ERR |
| Operation Type | RO              |
| Default        | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

Table 7.6.92 HB\_DRV\_STA\_1 status register description

| Bit | Field Name      | Description   |
|-----|-----------------|---|
| 7   | HB8_TEXPIRE_ERR | 0: no timeout error of half bridge 8 HS driving<br>1: timeout error of half bridge 8 HS driving |
| 6   | HB7_TEXPIRE_ERR | 0: no timeout error of half bridge 7 HS driving<br>1: timeout error of half bridge 7 HS driving |
| 5   | HB6_TEXPIRE_ERR | 0: no timeout error of half bridge 6 HS driving<br>1: timeout error of half bridge 6 HS driving |
| 4   | HB5_TEXPIRE_ERR | 0: no timeout error of half bridge 5 HS driving<br>1: timeout error of half bridge 5 HS driving |
| 3   | HB4_TEXPIRE_ERR | 0: no timeout error of half bridge 4 HS driving<br>1: timeout error of half bridge 4 HS driving |
| 2   | HB3_TEXPIRE_ERR | 0: no timeout error of half bridge 3 HS driving<br>1: timeout error of half bridge 3 HS driving |
| 1   | HB2_TEXPIRE_ERR | 0: no timeout error of half bridge 2 HS driving<br>1: timeout error of half bridge 2 HS driving |
| 0   | HB1_TEXPIRE_ERR | 0: no timeout error of half bridge 1 HS driving<br>1: timeout error of half bridge 1 HS driving |

Table 7.6.93 HB\_DRV\_STA\_2 register (REG\_ADDR=0x3F)

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--|----|----|----|----|----|----|----|----|
|  |    |    |    |    |    |    |    |    |

| Field Name     | Reversed | HB12_TEXPIRE_E<br>RR | HB11_TEXPIRE_E<br>RR | HB10_TEXPIRE_E<br>RR | HB9_TEXPIRE_E<br>RR |
|----------------|----------|----------------------|----------------------|----------------------|---------------------|
| Operation Type | RO       | RO                   | RO                   | RO                   | RO                  |
| Default        | 0000     | 0                    | 0                    | 0                    | 0                   |

Table 7.6.94 HB\_DRV\_STA\_2 status register description

| Bit | Field Name       | Description   |
|-----|------------------|---|
| 7   | Reversed         | Reserved, '0000' shall be used  |
| 6   |                  |   |
| 5   |                  |   |
| 4   |                  |   |
| 3   | HB12_TEXPIRE_ERR | 0: no timeout error of half bridge 12 HS driving<br>1: timeout error of half bridge 12 HS driving |
| 2   | HB11_TEXPIRE_ERR | 0: no timeout error of half bridge 11 HS driving<br>1: timeout error of half bridge 11 HS driving |
| 1   | HB10_TEXPIRE_ERR | 0: no timeout error of half bridge 10 HS driving<br>1: timeout error of half bridge 10 HS driving |
| 0   | HB9_TEXPIRE_ERR  | 0: no timeout error of half bridge 9 HS driving<br>1: timeout error of half bridge 9 HS driving   |

## 8. Application Information

### 8.1. Application diagram




Figure 12. Typical application connection for DC motor




Figure 13. Typical application connection for side mirror control

## 9. Package Information

### 9.1. HTSSOP24 package information




Figure 14. NSD8312 package information

## 9.2. HTSOP24 package information






Figure 15. NSD8312A package information

## 9.3. HTSSOP24 packaging information






## NOTES:

1. MATERIAL: Black conductive polystyrene
2. ALL DIMS IN MM

Figure 16. NSD8312 package information

**9.4. HTSOP24 packaging information**

## NOTES:

1. ALL DIMS IN MM
2. MATERIAL: BLACK CONDUCTIVE PS

Figure 17. NSD8312A package information

## 10. Ordering Information

| Part Number      | Package Type | MSL | SPQ  |
|------------------|--------------|-----|------|
| NSD8312-Q1HTSXR  | HTSSOP24     | 3   | 4000 |
| NSD8312A-Q1HTSBR | HTSOP24      | 3   | 4000 |

Note: All packages are ROHS compliant with peak reflow temperature of 260°C according to the JEDEC industry standard classifications and peak solder temperature.

## 11. Revision History

| Revision | Description                                      | Date       |
|----------|--|------------|
| 1.0      | Initial version                                  | 2024/06/19 |
| 1.1      | Added the description of open load low threshold | 2025/04/07 |

## IMPORTANT NOTICE

The information given in this document (the "Document") shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE's products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE's products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an "AS IS" basis, and is intended only for skilled developers designing with NOVOSENSE's products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE's products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE ([www.novosns.com](http://www.novosns.com)).

**Suzhou NOVOSENSE Microelectronics Co., Ltd**