

## Product Overview

The NST117 is a low-power, high precision digital temperature sensor compatible with SMBus and I<sup>2</sup>C interfaces, and it supports up to 3 device addresses and provides SMBus Reset and Alert functions. The typical accuracy of NST117 is ±0.2°C at -20°C to 85°C without requiring calibration or external component signal conditioning. It has a 12-bit analog-to-digital converter (ADC) inside, and the resolution of NST117 is 0.0625°C. It is highly linear and does not require complex calculations or lookup tables to derive temperature.

It's an ideal substitute that substitutes for negative temperature coefficient (NTC) and positive temperature coefficient (PTC) thermistor. NST117 device works over a temperature range of -40°C to 125°C, which makes it suitable for onboard and off board applications in automotive, industrial, and consumer markets. Because of low power consumption, it can also be applied to IoT. The NST117 is available in a DFN (6) package.

## Key Features

- High Accuracy over -40°C to 125°C Wide Temperature Range:
  - 20°C ~ 85°C: ± 0.2°C (Typical) ± 0.5°C (Maximum)
  - 40°C ~ 125°C: ± 0.5°C (Typical) ± 1°C (Maximum)
- Resolution Range from 9 to 12 Bits, User Configurable, up to 0.0625°C
- Power up Defaults Permit Stand-Alone Operation as Thermostat
- Supports up to 3 Device Addresses
- Supply Operation Range from 1.62V to 5.5V
- Operating Current: 27µA (Typical)

- Shutdown Current: 0.2µA (Typical)
- Digital Interface: SMBus, I<sup>2</sup>C
- Package: DFN (6) (2mm x 2mm)

## Applications

- Wearable Body Temperature Monitors
- Medical Thermometers
- Computer Peripheral Thermal Protection
- Notebook Computers
- Industrial Internet of Things (IoT)
- Power-system Monitors
- Thermal Protection
- Environmental Monitoring and HVAC

## Device Information

Part Number	Package	Body Size
NST117-CDNR	DFN (6)	2.0mm × 2.0mm

## Typical Application




Figure 1 The Typical Application of NST117

## INDEX

1 PIN CONFIGURATION AND FUNCTIONS .....	4
2 SPECIFICATIONS .....	4
2.1 ABSOLUTE MAXIMUM RATINGS .....	4
2.2 ESD RATINGS .....	4
2.3 ELECTRICAL CHARACTERISTICS .....	5
2.4 I <sup>2</sup> C TIMING CHARACTERISTICS .....	5
2.5 TYPICAL CHARACTERISTICS .....	8
3 FUNCTION DESCRIPTION .....	9
3.1 OVERVIEW .....	9
3.2 FUNCTIONAL BLOCK DIAGRAM .....	9
3.3 DEVICE FUNCTIONS .....	9
3.3.1 SHUTDOWN MODE (SD) .....	9
3.3.2 ONE-SHOT (OS) .....	9
3.3.3 CONVERTER RESOLUTION .....	9
3.3.4 TEMPERATURE ALERT .....	10
3.3.4.1 THERMOSTAT MODE (TM) .....	10
3.3.4.2 POLARITY .....	10
3.3.4.3 FAULT QUEUE .....	10
3.4 SERIAL BUS .....	10
3.4.1 BUS OVERVIEW .....	11
3.4.2 BUS ADDRESS .....	11
3.4.3 BUS FUNCTION .....	11
3.4.3.1 WRITING AND READING TO THE NST117 .....	11
3.4.3.2 SMBUS ALERT FUNCTION .....	11
3.4.3.3 GENERAL CALL .....	12
3.4.3.4 HIGH-SPEED MODE .....	12
3.4.3.5 TIME-OUT FUNCTION .....	12
3.4.3.6 I <sup>2</sup> C TIMING .....	12
4 ON-CHIP REGISTER .....	15
4.1 POINTER REGISTER .....	15
4.2 TEMPERATURE REGISTER .....	16
4.3 CONFIGURATION REGISTER .....	17
4.4 HIGH AND LOW LIMIT REGISTERS .....	18
4.5 PRODID: PRODUCT ID REGISTER .....	19

5 APPLICATION.....	20
5.1 TYPICAL APPLICATION.....	20
6 PACKAGE INFORMATION .....	21
6.1 PACKAGE.....	21
6.2 TAPE AND REEL INFORMATION .....	22
7 ORDER INFORMATION .....	23
8 MARKING INFORMATION .....	24
9 REVISION HISTORY .....	25

# 1 Pin Configuration and Functions

DFN (6) Top View




Figure 1.1 NST117 Pin Configuration (Top View)

Table 1.1 NST117 Pin Function Description

Pinout		Type	Description
No.	Name		
1	SCL	I	Serial clock. Open-drain output, requires a pullup resistor.
2	GND	—	Ground.
3	ALERT	O	Over temperature alert. Open-drain output, requires a pullup resistor.
4	A0	I	Address selected (Connect to GND, VDD or leave these pins floating)
5	V+	I	Supply voltage, 1.62V to 5.5V.
6	SDA	I/O	Serial data. Open-drain output, requires a pullup resistor.
Thermal Pad	Thermal Pad	—	Thermal Pad. Short to GND pin in application

## 2 Specifications

### 2.1 Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply Voltage Pin (VDD)	V+	-0.3		6.5	V	
Voltage at Address Pin	A0	-0.3		6.5	V	
Voltage at Alert, SCL and SDA Pins	ALERT, SCL, SDA	-0.3		6.5	V	
Storage Temperature		-60		155	°C	
Operation Temperature	T <sub>operation</sub>	-40		125	°C	
Maximum Junction Temperature				155	°C	

### 2.2 ESD Ratings

Parameters	Symbol	Value	Unit
Electrostatic discharge(ESD)	Human Body Model (HBM) <sup>(1)</sup>	±4000	V
	Charged Device Model (CDM) <sup>(2)</sup>	±2000	V

(1) Refer to ESDA/JEDEC JS-001-2017

(2) Refer to ESDA/JEDEC JS-002-2018

### 2.3 Electrical Characteristics

at T<sub>A</sub> = +25°C and VDD = +3.3V, R<sub>pu</sub> = 5.1kohm, unless otherwise noted.

Parameters	Symbol	Min	Typ	Max	Unit	Comments
<b>Supply</b>						
Supply Voltage Range	VDD	1.62	3.3	5.5	V	
Supply Sensitivity			13	80	m°C/V	from -40°C to 125°C
Operation Current	R <sub>CONV</sub>		27	40	µA	
Shutdown Current	I <sub>SD</sub>		0.2	0.4	µA	Serial Bus Inactive
			10		µA	Serial Bus active, i2c Frequency=400kHz
<b>Temperature Range and Resolution</b>						
Temperature Range		-40		125	°C	
Resolution			0.0625		°C	
Accuracy			±0.2	±0.5	°C	from -20°C to 85°C
			±0.5	±1	°C	from -40°C to 125°C
Conversion Time	T <sub>CONV</sub>		30	40	ms	
ALERT Output Saturation Voltage				0.5	V	I <sub>OUT</sub> = 4mA
Timeout Time	T <sub>TIMEOUT</sub>		54		ms	
<b>Digital DC Characteristics</b>						
High-level Input Voltage	V <sub>H</sub>	VDD*0.7		VDD+0.3	V	
Low-level Input Voltage	V <sub>L</sub>	-0.3		VDD*0.3	V	
High-level Input Current				1	µA	
Low-level Input Current				-1	µA	
Digital Inputs Capacitance	C <sub>IN</sub>		5		pF	
Output Leakage Current	I <sub>OH</sub>			1	µA	V <sub>OH</sub> =5V
Low-level Output Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 3mA
<b>Thermal response</b>						
Thermal Response Time <sup>[1]</sup>			0.9		s	
<b>Drift</b>						
Drift <sup>(2)</sup>			0.1		°C	

Notes: [1] Thermal response data based on MSOP8 package.

[2] Drift data is based on a 1000-hour stress test at +125°C with VDD = 5.5V.

### 2.4 I<sup>2</sup>C Timing characteristics

at  $T_A = +25^\circ\text{C}$  and  $V_{DD} = +1.62\text{V}$  to  $+5.5\text{V}$ ,  $R_{pu} = 5.1\text{k}\Omega$ , unless otherwise noted.

Parameters	Symbol	Standard Mode		Fast Mode		High-speed Mode		Unit
		Min	Max	Min	Max	Min	Max	
SCL operating frequency	$F_{SCL}$	0.001	0.1	0.001	0.4	0.001	2	MHz
Bus-free time between STOP and START conditions	$t_{(BUF)}$	4.7	-	1300	-	160	-	ns
Hold time after repeated START condition, after this period, the first clock is generated	$t_{(HDSTA)}$	4000	-	600	-	160	-	ns
Repeated START condition setup time	$t_{(SUSTA)}$	4700	-	600	-	160	-	ns
STOP condition setup time	$t_{(SUSTO)}$	4000	-	600	-	160	-	ns
Data hold time	$t_{(HDDAT)}$	0	-	4	900	4	120	ns
Data setup time	$t_{(SUDAT)}$	250	-	100	-	10	-	ns
SCL clock low period	$t_{(LOW)}$	4700	-	1300	-	280	-	ns
SCL clock high period	$t_{(HIGH)}$	4000	-	600	-	60	-	ns
Data rise time	$t_{RD}$	-	1000	-	300	-	120	ns
Data fall time	$t_{FD}$	-	300	-	300	-	150	ns
Clock rise time	$t_{RC}$	-	1000	-	300	-	40	ns
Clock fall time	$t_{FC}$	-	300	-	300	-	40	ns
<p><b>Notes:</b></p> <ul style="list-style-type: none"> <li>● A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the <math>V_{IHmin}</math> of the SCL signal) to bridge the undefined region of the falling edge of SCL.</li> <li>● The maximum <math>t_{(HDDAT)}</math> has only to be met if the device does not stretch the LOW period (<math>t_{(LOW)}</math>) of the SCL signal.</li> <li>● A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C -bus system, but the requirement <math>t_{(SUDAT)} &gt; 250\text{ns}</math> must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal.</li> </ul> <p>If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line <math>t_{rmax} + t_{(SUDAT)} = 1000 + 250 = 1250\text{ns}</math> (according to the Standard-mode I<sup>2</sup>C -bus specification) before the SCL line is released.</p>								








Figure 2.1 I<sup>2</sup>C Timing Diagram

## 2.5 Typical Characteristics

at  $T_A = +25^\circ\text{C}$  and  $V_{DD} = 3.3\text{ V}$ ,  $R_{pu} = 5.1\text{ kohm}$ , unless otherwise noted.



## 3 Function Description

### 3.1 Overview

The Digital temperature sensor NST117 has a wide supply voltage range of 1.62V to 5.5V. The NST117 measures temperature using a band-gap structure and 12-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converter (ADC). In the range of  $-20^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , the typical accuracy is  $\pm 0.2^{\circ}\text{C}$ , and in the range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  the maximum accuracy is  $\pm 1^{\circ}\text{C}$ .

The NST117 communicates with the master device through a 2-wire interface (SMBus and I<sup>2</sup>C), which operates up to 400kHz in I<sup>2</sup>C fast mode and 2MHz in I<sup>2</sup>C High speed mode. On the same 2-wire bus, the NST117 allows up to 27 devices, by three address pins. The NST117 has a bus fault timeout feature, if the SDA line remains low for more than  $T_{\text{TIMEOUT}}$  (see specification), it will reset to the IDLE state (SDA set to high impedance) and wait for a new start condition, and it should be noted that when in Shutdown Mode, the TIMEOUT feature is not functional. An integrated low-pass filter on both the SDA and the SCL line of the NST117, its communications are reliable in noisy environments by these filters.

### 3.2 Functional Block Diagram

The NST117 Functional Block Diagram as shown in Figure 3.1.




Figure 3.1 NST117 Functional Block Diagram

### 3.3 Device Functions

#### 3.3.1 Shutdown Mode (SD)

For power-sensitive applications, The NST117 device offers a low-power shutdown mode, which reducing current consumption to typically less than  $0.1\ \mu\text{A}$ . Shutdown mode is enabled when write 1 to SD bit of the configuration register. In shutdown mode a One-shot command can be sent to perform a temperature transition, and the device shuts down automatically when the temperature transition is complete. When SD write to 0, the device maintains a continuous conversion state. For the NST117, Time-out feature is turned off in Shutdown Mode.

#### 3.3.2 One-shot (OS)

The NST117 supports a one-shot temperature measurement mode when continuous temperature monitoring is not required. First set the chip into shutdown mode, write 1 to the OS bit to wake up the chip once and perform a temperature conversion. During the conversion, the OS bit reads 1. After the single conversion is complete, the device returns to the Shutdown state. At the end of the conversion, the OS bit reads 0.

#### 3.3.3 Converter Resolution

The converter resolution bits control the resolution of the internal ADC. This control allows the user to maximize efficiency by programming for higher resolution or faster conversion time. The resolution bits and the relationship between resolution and conversion time, please refer to Configuration Register.

### 3.3.4 Temperature Alert

NST117 also incorporates a digital comparator that compares a series of readings (the number of which can be selected by the user) with user-programmable setpoint. The comparator triggers the ALERT pin state, which is programmable for mode and polarity, allowing the user to define the number of consecutive error conditions that must occur before ALERT is activated.

#### 3.3.4.1 Thermostat Mode (TM)

The thermostat mode bit of the NST117 indicates whether the device is operating in Comparator mode (TM = 0) or interrupt mode (TM = 1).

**Comparator Mode (TM = 0):** In comparator mode (TM = 0), when the temperature is equal to or exceeds the value of the  $T_{HIGH}$  register, the alert pin is activated until the temperature is lower than the value of the  $T_{LOW}$  register. **Interrupt Mode (TM = 1):** In interrupt mode (TM = 1), the ALERT pin is activated when the temperature exceeds  $T_{HIGH}$  or goes below  $T_{LOW}$  registers. When the main controller reads the temperature register, the alert pin is cleared. For more information about comparison mode and interrupt mode, see the *High and Low Limit Registers* section.

#### 3.3.4.2 Polarity

The polarity bit allows the user to control the output polarity of the NST117 AL bit. When POL bit is 0, AL bit is active low, when POL bit is 1, AL bit is active high, while the state of AL bit is inverted. And the operation of AL bit in different modes is shown in Figure 3.2.




Figure 3.2 Output Transfer Function Diagram

#### 3.3.4.3 Fault Queue

A fault condition is generated when the temperature measurement value exceeds the  $T_{HIGH}$  and  $T_{LOW}$  register values, and the number of fault conditions activated by the trigger alert can be programmed by the fault queue. False triggering of alerts due to temperature noise can be avoided by using a fault queue. The number of measured faults that can be programmed to trigger a device alert condition, please refer to [Configuration Register](#). See the [High and Low Limit Registers](#) section for the format and byte order of the  $T_{HIGH}$  and  $T_{LOW}$  registers.

## 3.4 Serial Bus

The NST117 is compatible with SMBus and I<sup>2</sup>C interfaces. data on the I<sup>2</sup>C-bus can be transferred at rates of up to 100kbit/s in the Standard-mode, up to 400kbit/s in the Fast-mode, or up to 2Mbit/s in the High-speed mode. All data bytes are transmitted MSB-firstly.

### 3.4.1 Bus Overview

The device on the bus that initiates the transmission is referred to as the master device, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls bus access and generates START and STOP conditions.

### 3.4.2 Bus Address

To communicate with the NST117, the master must first address slave devices through a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation.

The NST117 features one address pins to allow up to 3 devices to be addressed on a single bus interface. [Table 3.1](#) describes the pin logic levels used to properly connect up to 3 devices. “1” indicates the pin is connected to the supply (VDD); “0” indicates the pin is connected to GND; “float” indicates the pin is left unconnected.

Table 3.1 Address Pins and Slave Addresses for the NST117

A0	Slave Address	
	Binary	Hex
0	1001000	48
1	1001001	49
float	0101100	2C

### 3.4.3 Bus Function

#### 3.4.3.1 Writing and Reading to the NST117

Writing operation is triggered by sending the slave address in write mode (R/W=0), then the master sends pointer register, and send the data byte afterwards. The transaction is ended by a STOP condition.

During writing operation, NST117 is used as the slave receiver. The master transfers the slave address byte firstly, including 7 address bits and 1bit write direction bits, NST117 acknowledges after receiving the valid address. the second byte transmitted by master is the pointer register address, then NST117 acknowledges and the next byte of data is written to the pointer register. The master can terminate communication by generating a STOP condition. The details of this sequence are shown in [Figure 3.4](#).

To be able to read registers, firstly the register address must be sent in write mode (R/W=0), then either a stop or a repeated start condition must be generated. When the slave is addressed as read mode (R/W=1), then the slave sends out 1 byte data. After reading the data the master needs to generate the NACK and stop condition to end the transaction. The details of this sequence are shown in [Figure 3.5](#).

If repeated reads from the same register are required, it is not necessary to send the pointer register byte repeatedly because the NST117 remembers the pointer register value until it is changed by the next write operation.

#### 3.4.3.2 SMBus Alert Function

When the NST117 is operating in interrupt mode (TM=1), the NST117 supports the SMBus Alert function, the ALERT pin of the NST117 can be connected as a SMBus Alert signal. When the master monitors that the alert is active, the master can send the SMBus alert command (00011001) on the bus, if the ALERT pin of the NST117 is active, the device responds to the SMBus Alert command by returning its slave address on the SDA line. The eighth bit (LSB) of the slave address byte indicates whether a temperature above  $T_{HIGH}$  or below  $T_{LOW}$  has caused an ALERT condition: this bit is high if the temperature is greater than or equal to  $T_{HIGH}$ . the bit is low if the temperature is less than  $T_{LOW}$ . The details of this sequence are shown in [Figure 3.6](#).

If multiple slaves respond to the SMBus alert command issued by the master, the SMBus alert arbiter will arbitrate to determine which slave to clear the alert status. The one with the lowest slave address wins the arbitration. If the

NST117 wins the arbitration, the ALERT pin of the NST117 is cleared when the SMBus ALERT command is completed. If NST117 loses arbitration, the ALERT pin of NST117 will not be cleared.

### 3.4.3.3 General Call

The NST117 provides the general call function. when the general call address (0 000 000) sent by host is received and the R/W bit is 0, the device replies to the command. If the second byte is 00000110, the NST117 latches the state of its address pins and resets its internal registers to the value at power-up.

### 3.4.3.4 High-Speed Mode

The NST117 supports bus operation above 400 kHz, requiring that the master device must switch the bus to high-speed mode operation by issuing a high-speed mode master code (00001XXX) in the first byte after the START condition. The NST117 does not acknowledge this byte, the NST117 switches the input filter of SCL, SDA and output filter of SDA to high-speed mode, allowing data transfer up to 2MHz(For VDD<1.8V, the Hs-mode up to 1.6MHz). After issuing the master code for high-speed mode, the master will transmit a two-wire slave address to initiate the data transfer operation. The bus will continue to operate in high-speed mode until a stop signal appears on the bus. Once the stop signal is received, the SCL, SDA input filter and SDA output filter of the NST117 switch to the fast mode.

### 3.4.3.5 Time-out Function

The NST117 resets the I<sup>2</sup>C interface when the SCL or SDA is continuously pulled low for 54ms (typical) between the START and STOP signals, the NST117 release the SDA and SCL line and waits for the master to initiate a START condition. To avoid activating the timeout function, the SCL operating frequency must be maintained at a rate of at least 1kHz.

### 3.4.3.6 I<sup>2</sup>C Timing

The NST117 devices supports SMBus and I<sup>2</sup>C interfaces. [Figure 3.3](#) to [Figure 3.6](#) describe the various Bus operations on the NST117. The following list provides bus definitions. Parameters for [Figure 3.3](#) are defined in the [I<sup>2</sup>C Timing Requirements](#).




Figure 3.3 I<sup>2</sup>C Timing Diagram

**Bus Idle:** Both SDA and SCL lines remain high.

**Start Data Transfer:** A high-to-low transition of SDA with SCL high is a START condition which must precede any other command.

**Stop Data Transfer:** A low-to-high transition of SDA with SCL high is a STOP condition. The termination of each data transfer can be done with a RESTART or STOP.

**Data Transfer:** The amount of data bytes transferred between START and STOP is controlled by the master and is unlimited. The receiver acknowledges the transfer of data.

**Acknowledge:** All addresses and data words are serially transmitted to and from the device in 8-bit words. The device sends a zero to acknowledge that it has received each word when the address is matched. This happens during the ninth clock cycle. The data transfer can be terminated by the host generating a not-acknowledge during the host receiving data.




Figure 3.4 I<sup>2</sup>C Timing Diagram for the NST117 Write Word Format




Figure 3.5 I<sup>2</sup>C Timing Diagram for Read Word Format

- (1) Slave address 1001000 is shown.
- (2) Master should leave SDA high to terminate a single-byte read operation.
- (3) Master should leave SDA high to terminate a two-byte read operation.




Figure 3.6 Timing Diagram for SMBus ALERT

## 4 On-Chip Register

### 4.1 Pointer Register

Figure 4.1 shows the internal register structure of the NST117. The 8-bit Pointer register of the devices is used to address a given data registers. The Pointer register uses the two LSBs to identify which of the data registers must respond to a read or write command. Table 4.1 identifies the bits of the Pointer Register Byte. Table 4.2 describes the Pointer Address of the Registers available in the NST117. Power-up reset value of P2/P1/P0 is 000.




Figure 4.1 Internal Register Structure of the NST117

Table 4.1 Pointer Register Byte

P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	Register bit		

Table 4.2 Pointer Register Description

BIT NO.	Name	Description
Bits 7:3	NA	P3 to P7 must always be 0 during the write command.
Bits 2:0	Pointer[2:0]	000: Temperature register (default) 001: Configuration register 010: T <sub>LOW</sub> register 011: T <sub>HIGH</sub> register 111: PartID register

## 4.2 Temperature Register

The temperature register is a read-only register used to store the results of each completed temperature conversion, which consists of 2 Bytes in the format shown in [Table 4.3](#), with MSB output first and followed by the LSB, and 12-bit MSBs used to indicate the temperature value. The data format for temperature is listed in [Table 4.4](#), the resolution is 0.0625°C. Negative numbers are represented in binary complement format. After power-up or reset and before the first temperature conversion is completed, the value of the temperature register is 0.

By addressing the Configuration register and setting the resolution bits accordingly. The user can obtain 9, 10, 11, or 12 bits of resolution. For 9, 10, 11, or 12-bit resolution, the unused least significant bits (LSBs) set to 0.

Table 4.3 Temperature Register(12-bit)

<i>Bit</i>	<i>D15</i>	<i>D14</i>	<i>D13</i>	<i>D12</i>	<i>D11</i>	<i>D10</i>	<i>D9</i>	<i>D8</i>
Name	T11	T10	T9	T8	T7	T6	T5	T4
-	R	R	R	R	R	R	R	R
<i>Bit</i>	<i>D7</i>	<i>D6</i>	<i>D5</i>	<i>D4</i>	<i>D3</i>	<i>D2</i>	<i>D1</i>	<i>D0</i>
Name	T3	T2	T1	T0	-	-	-	-
-	R	R	R	R	R	R	R	R

Table 4.4 Temperature Data Format(12-bit)

<i>Temperature(°C)</i>	<i>Digital Output</i>	
	<i>Binary</i>	<i>HEX</i>
127.9375	0111 1111 1111	7FF
100	0110 0100 0000	640
80	0101 0000 0000	500
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
-40	1101 1000 0000	D80

### 4.3 Configuration Register

The Configuration register is an 8-bit read/write register used to store bits that control the operational modes of the temperature sensor. Read and write operations are performed MSB first. The format of the Configuration register for the NST117 is shown in [Table 4.5](#), followed by a breakdown of the register bits, as shown in [Table 4.6](#). The power-up or reset value of the Configuration register are all bits equal to 0.

Table 4.5 Configuration Register Format

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	OS	R1	R0	F1	F0	POL	TM	SD
Default	0	0	0	0	0	0	0	0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 4.6 Configuration Register Description

BIT NO.	Name	Description
Bit 7	OS	0: Continuous-Conversion Mode (default) 1: One-shot Mode
Bits 6:5	Converter Resolution [1:0]	00: 9bit (0.5°C default) 01: 10bit (0.25°C) 10: 11bit (0.125°C) 11: 12bit (0.0625°C)
Bits 4:3	Fault Queue [1:0]	00: Consecutive faults are 1 (default) 01: Consecutive faults are 2 10: Consecutive faults are 4 11: Consecutive faults are 6
Bit 2	Polarity	0: AL bit is active low (default) 1: AL bit is active High
Bit 1	Thermostat	0: Comparator mode (default) 1: Interrupt mode
Bit 0	Shutdown	0: Continuous-Conversion Mode (default) 1: Shutdown Mode

## 4.4 High and Low Limit Registers

In comparator mode ( $TM = 0$ ), the ALERT pin of the NST117 becomes active when the temperature equals or exceeds the value in THIGH and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin remains active until the temperature falls below the indicated  $T_{LOW}$  value for the same number of faults.

In interrupt mode ( $TM = 1$ ), the ALERT pin becomes active when the temperature equals or exceeds  $T_{HIGH}$  for a consecutive number of fault conditions. The ALERT pin remains active until a read operation of any register occurs, or the device successfully responds to the SMBus Alert response address. The ALERT pin is also cleared if the device is placed in shutdown mode. When the ALERT pin is cleared, it only become active again by the temperature falling below  $T_{LOW}$ . When the temperature falls below  $T_{LOW}$ , the ALERT pin becomes active and remains active until cleared by a read operation of any register or a successful response to the SMBus Alert response address. When the ALERT pin is cleared, the above cycle repeats, with the ALERT pin becoming active when the temperature equals or exceeds  $T_{HIGH}$ . The ALERT pin can also be cleared by resetting the device with the general call reset command. This action also clears the state of the internal registers in the device by returning the device to comparator mode ( $TM = 0$ ).

[Table 4.7](#) and [Table 4.8](#) describe the format for the  $T_{HIGH}$  and  $T_{LOW}$  registers. The most significant byte is sent first, followed by the least significant byte. Power-up reset values for  $T_{HIGH}$  and  $T_{LOW}$  are:  $T_{HIGH} = 80^{\circ}\text{C}$  and  $T_{LOW} = 75^{\circ}\text{C}$

The format of the data for THIGH and TLOW is the same as for the Temperature register.

Table 4.7  $T_{LOW}$  Register (02H) (12-bit)

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Name	H11	H10	H9	H8	H7	H6	H5	H4
Default	0	1	0	0	1	0	1	1
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	H3	H2	H1	H0	-	-	-	-
Default	0	0	0	0	0	0	0	0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 4.8  $T_{HIGH}$  Register (03H) (12-bit)

Bit	D15	D14	D13	D12	D11	D10	D9	D8
Name	H11	H10	H9	H8	H7	H6	H5	H4
Default	0	1	0	1	0	0	0	0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	H3	H2	H1	H0	-	-	-	-
Default	0	0	0	0	0	0	0	0
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

All 12 bits for the Temperature, THIGH, and TLOW registers are used in the comparisons for the ALERT function for all converter resolutions. The three LSBs in THIGH and TLOW can affect the ALERT output even if the converter is configured for 9-bit resolution.

## 4.5 PRODIG: Product ID Register

Table 4.9 Product ID Register

<i>Bit</i>	<i>D7</i>	<i>D6</i>	<i>D5</i>	<i>D4</i>	<i>D3</i>	<i>D2</i>	<i>D1</i>	<i>D0</i>
Default	1	0	1	0	0	0	0	1
-	R	R	R	R	R	R	R	R

D4--D7: Product Identification Nibble. Always returns **Ah** to uniquely identify this part as the NST117.

D0--D3: Die Revision Nibble. Returns **1h** to uniquely identify the revision level as one.

## 5 Application

### 5.1 Typical Application

No external components are required to operate the NST117 other than pull-up resistors on SCL, SDA and ALERT, a bypass capacitor of 0.01μF is recommended. the sensing device for the NST117 device is the device itself. The thermal path is through the package leads as well as the plastic package. The low thermal resistance of the metal results in the leads providing the primary thermal path. The typical application of NST117 is shown in Figure 5.1.





Figure 5.1 Typical Connections of NST117


## 6 Package Information

### 6.1 Package


DFN (6) package:



TOP VIEW



BOTTOM VIEW




SIDE VIEW


REMARK:  
LEAD FINISH: NIPDAU

COMMON DIMENSIONS(MM)			
PKG.	W:very very THIN		
REF.	MIN.	NOM.	MAX
A	0.70	0.75	0.80
A1	0.00	-	0.05
A3	0.2 REF.		
D	1.95	2.00	2.05
E	1.95	2.00	2.05
D2	1.35	1.50	1.60
E2	0.65	0.80	0.90
b	0.25	0.30	0.35
L	0.25	0.35	0.45
e	0.65 BSC		

### 6.2 Tape and Reel Information



Tape Information of DFN(6) (in mm)



Reel Information of DFN(6) (in mm)

## 7 Order Information

<i>Type</i>	<i>Unit</i>	<i>MSL</i>	<i>Marking</i>	<i>Description</i>
NST117-CDNR	3000ea/Reel	3	T117	DFN (6) package, Reel
NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures (Reflow profile: J-STD-020E).				

## 8 Marking Information

<i>Type</i>	<i>Line</i>	<i>Name</i>	<i>Remark</i>
T117	Line1	T117	The fixed product code

## 9 Revision History

<b>Revision</b>	<b>Description</b>	<b>Date</b>
1.0	Initial Preliminary Version	2020/4/15
1.01	Add response time data of DFN package type	2020/5/10
1.1	Add DFN package Information	2021/1/13
1.2	Add device marking information.	2021/1/26
1.3	Revise Electrical Characteristics. Revise Function Description. Modify some descriptions. Revise Package information	2022/8/23
1.4	Add feed direction. update temperature accuracy, current consumption, etc. since wafer foundry changed, correct typo Characters.	2025/6/12

## IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’s products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE ([www.novosns.com](http://www.novosns.com)).

**Suzhou NOVOSENSE Microelectronics Co., Ltd**