

Product Overview

The NSIP954x devices are quad-channel digital isolators with integrated isolated DC-DC converter. The isolated DC-DC converter provides up to 500mW output power using on chip transformer. The feedback PWM signal is sent to primary side by a digital isolator based on Novosense capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The NSIP954x devices are safety certified by UL1577, supporting 5.0kVrms withstand voltage, while providing high electromagnetic immunity and low emissions. The data rate of the NSIP954x is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 100kV/us. The NSIP954x devices provide 5V to 5V, 5V to 3.3V, 3.3V to 3.3V conversion mode, the output voltage can be set by SEL pin.

Key Features

- Emission optimized to meet CISPR 32 and EN 55032 Class B with >5 dB margin on 2 layers board
- Up to 5000Vrms Insulation voltage
- Power supply voltage: 3V to 5.25V
- 5V to 5V, 5V to 3.3V, support 100mA load current
- 3.3V to 3.3V, support 60mA load current
- Over current and over temperature protection
- Data rate: DC to 150Mbps
- High CMTI: 100kV/us
- High system level EMC performance:
Enhanced system level ESD, EFT, Surge immunity
- Operation temperature: -40°C~125°C
- RoHS-compliant packages: SOW16

Safety Regulatory Approvals

- UL recognition: up to 5000V_{rms} for 1 minute per UL1577
- CQC certification per GB4943.1
- CSA component notice 5A
- DIN VDE V 0884-17

Applications

- Battery Management System
- Isolated SPI, RS232, RS485
- General-purpose multichannel isolation

Device Information

Part Number	Package	Body Size
NSIP954x-DSWR	SOW16	10.30mm × 7.50mm

Functional Block Diagrams




Figure 1. NSIP954x Block Diagram¹

¹ The isolation channel direction can be either depend on different part number.

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS¹	5
3. ESD RATINGS	5
4. RECOMMENDED OPERATING CONDITIONS	5
5. THERMAL CHARACTERISTICS	6
6. SPECIFICATIONS	6
6.1. ISOLATED DC/DC CONVERTER STATIC SPECIFICATIONS.....	6
6.2. DIGITAL ISOLATOR ELECTRICAL CHARACTERISTICS.....	8
6.3. TYPICAL PERFORMANCE CHARACTERISTICS	15
6.4. PARAMETER MEASUREMENT INFORMATION.....	15
7. HIGH VOLTAGE FEATURE DESCRIPTION	16
7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....	16
7.2. INSULATION CHARACTERISTICS	17
7.3. REGULATORY INFORMATION	18
8. FUNCTION DESCRIPTION	19
8.1. OVERVIEW	19
8.2. DEVICE FUNCTIONAL MODES	19
8.3. OUTPUT SHORT AND OVER TEMPERATURE PROTECTION	19
9. APPLICATION NOTE	20
9.1. TYPICAL APPLICATION.....	20
9.2. PCB LAYOUT	21
10. PACKAGE INFORMATION	21
11. ORDER INFORMATION	22
12. DOCUMENTATION SUPPORT	22
13. TAPE AND REEL INFORMATION	23
14. REVISION HISTORY	24

1. Pin Configuration And Functions




Figure 1.1 NSIP9540 Package




Figure 1.2 NSIP9541 Package




Figure 1.3 NSIP9542 Package




Figure 1.4 NSIP9543 Package




Figure 1.5 NSIP9544 Package

Table1.1 NSIP9540/ NSIP9541/ NSIP9542/ NSIP9543/NSIP9544 Pin Configuration and Description

NSIP9540 PIN NO.	NSIP9541 PIN NO.	NSIP9542 PIN NO.	NSIP9543 PIN NO.	NSIP9544 PIN NO.	SYMBOL	FUNCTION
1	1	1	1	1	VDD	Primary Supply Voltage.
2	2	2	2	2	GND1	Ground 1. Ground reference for Isolator Side primary. Pin 2 and Pin 8 are not internally connected. It is required that pin2 and pin8 be connected to a common ground.
3	3	3	3	14	INA	Logic Input A.
4	4	4	13	13	INB	Logic Input B.
5	5	12	12	12	INC	Logic Input C.
6	11	11	11	11	IND	Logic Input D.
7	7	7	7	7	NC	Not connected.
8	8	8	8	8	GND1	Ground 1. Ground reference for Isolator Side primary. Pin 2 and Pin 8 are not internally connected. It is required that pin2 and pin8 be connected to a common ground.
9	9	9	9	9	GND2	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected. It is recommended that pin9 and pin16 be connected to a common ground.
10	10	10	10	10	SEL	VISO output voltage selection. VISO=5V when SEL short to VISO, VISO=3.3V when SEL short to GND2 or floating.
11	6	6	6	6	OUTD	Logic Output D.
12	12	5	5	5	OUTC	Logic Output C.
13	13	13	4	4	OUTB	Logic Output B.
14	14	14	14	3	OUTA	Logic Output A.
15	15	15	15	15	GND2	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected. It is recommended that pin9 and pin16 be connected to a common ground.
16	16	16	16	16	VISO	Secondary Supply Voltage Output for External Loads.

2. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage ²	V _{DD} , V _{ISO}	-0.5		6	V	
Voltage at INx, OUTx, SEL pins ²	V _{INA} , V _{INB} V _{INC} , V _{IND} , V _{OUTA} , V _{OUTB} V _{OUTC} , V _{OUTD} V _{SEL}	-0.5		V _{DD} +0.5 V _{ISO} +0.5 ³	V	
Logic output current	I _o	-15		15	mA	
Junction Temperature	T _J	-40		150	°C	
Storage Temperature	T _{stg}	-40		150	°C	

¹Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

²All voltage values are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.

³This value depends on whether the pin is located on the VDD or VISO side. The maximum voltage at the I/O pins should not exceed 6 V.

3. ESD Ratings

Ratings		Value	Unit
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD	±8.0	kV
	Charged device model (CDM), per AEC-Q100-011-RevB	±2.0	kV

4. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	V _{DD} @ V _{SEL} = 0V/Floating	3		5.25	V
	V _{DD} @ V _{SEL} = V _{ISO}	4.5		5.25	V
High level output current	I _{OH} @ V _{DO} ¹ = 5V	-4			mA
	I _{OH} @ V _{DO} ¹ = 3.3V	-2			mA
Low level output current	I _{OL} @ V _{DO} ¹ = 5V			4	mA
	I _{OL} @ V _{DO} ¹ = 3.3V			2	mA
High Level Input Voltage	V _{IH}	0.7* V _{DI} ¹		V _{DI} ¹	V

Parameters	Symbol	min	typ	max	unit
Low Level Input Voltage	V_{IL}	0		$0.3 \cdot V_{DI}^1$	V
Data rate	DR			150	Mbps
Ambient temperature	T_a	-40		125	°C

¹ V_{DI} is the input side supply, V_{DO} is the output side supply. This value depends on whether the pin is located on the VDD or VISO side.

5. Thermal Characteristics

Parameters	Symbol	SOW16	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	59.2	°C/W
Junction-to-case (top) thermal resistance	ψ_{JT}	8.7	°C/W
Junction-to-board thermal resistance	ψ_{JB}	23	°C/W

6. Specifications

6.1. Isolated DC/DC Converter Static Specifications

($V_{DD}=4.5V\sim 5.25V$, $SEL=V_{ISO}$, $T_a=-40^{\circ}C$ to $125^{\circ}C$. Unless otherwise noted, Typical values are at $V_{DD} = 5V$, $T_a = 25^{\circ}C$)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Isolated Supply Voltage	V_{ISO}	4.6	5	5.25	V	$I_{ISO} = 0$ to 100mA
Positive-going UVLO threshold on V_{DD}	$V_{DD+(UVLO)}$		2.7	3	V	
Negative-going UVLO threshold on V_{DD}	$V_{DD-(UVLO)}$	2.1	2.5		V	
UVLO threshold hysteresis on V_{DD}	$V_{HYS(UVLO)}$		0.2		V	
Line Regulation	$V_{ISO(LINE)}$		2		mV/V	$I_{ISO} = 50mA$, $V_{DD} = 4.5V$ to $5.25V$
Load Regulation	$V_{ISO(LOAD)}$		0.5		%	$I_{ISO} = 10$ to 90mA
Output Ripple	$V_{ISO(RIP)}$		70		mVpp	20MHz bandwidth, $C_{LOAD} = 0.1 \mu F \parallel 10 \mu F$, $I_{ISO} = 100 mA$
Efficiency at maximum load current	EFF		49		%	$I_{ISO} = 100mA$, $C_{LOAD} = 0.1 \mu F \parallel 10 \mu F$
Current available to isolated supply	I_{ISO}	100			mA	
VDD supply current without digital isolator	I_{VDD_POWER}		36	60	mA	No VISO Load
			200	265	mA	$I_{ISO}=100mA$

($V_{DD}=4.5V\sim 5.25V$, $SEL=0V$, $T_a=-40^{\circ}C$ to $125^{\circ}C$. Unless otherwise noted, Typical values are at $V_{DD} = 5V$, $T_a = 25^{\circ}C$)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Isolated Supply Voltage	V_{ISO}	3	3.3	3.5	V	$I_{ISO} = 0$ to 100mA
Positive-going UVLO threshold on V_{DD}	$V_{DD+(UVLO)}$		2.7	3	V	
Negative-going UVLO threshold on V_{DD}	$V_{DD-(UVLO)}$	2.1	2.5		V	
UVLO threshold hysteresis on V_{DD}	$V_{HYS(UVLO)}$		0.2		V	
Line Regulation	$V_{ISO(LINE)}$		2		mV/V	$I_{ISO} = 50mA$, $V_{DD} = 4.5V$ to $5.25V$
Load Regulation	$V_{ISO(LOAD)}$		0.5		%	$I_{ISO} = 10$ to 90mA
Output Ripple	$V_{ISO(RIP)}$		70		mVpp	20MHz bandwidth, $C_{LOAD} = 0.1\mu F 10\mu F$, $I_{ISO} = 100mA$
Efficiency at maximum load current	EFF		40		%	$I_{ISO} = 100mA$, $C_{LOAD} = 0.1\mu F 10\mu F$
Current available to isolated supply	I_{ISO}	100			mA	
VDD supply current without digital isolator	I_{VDD_POWER}		32	55	mA	No VISO Load
			165	230	mA	$I_{ISO}=100mA$

($V_{DD}=3V\sim 3.6V$, $SEL=0V$, $T_a=-40^{\circ}C$ to $125^{\circ}C$. Unless otherwise noted, Typical values are at $V_{DD} = 3.3V$, $T_a = 25^{\circ}C$)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Isolated Supply Voltage	V_{ISO}	3	3.3	3.5	V	$I_{ISO} = 0$ to 60mA
Positive-going UVLO threshold on V_{DD}	$V_{DD+(UVLO)}$		2.7	3	V	
Negative-going UVLO threshold on V_{DD}	$V_{DD-(UVLO)}$	2.1	2.5		V	
UVLO threshold hysteresis on V_{DD}	$V_{HYS(UVLO)}$		0.2		V	
Line Regulation	$V_{ISO(LINE)}$		3		mV/V	$I_{ISO} = 30mA$, $V_{DD} = 3V$ to $3.6V$
Load Regulation	$V_{ISO(LOAD)}$		1		%	$I_{ISO} = 6$ to 54mA
Output Ripple	$V_{ISO(RIP)}$		45		mVpp	20MHz bandwidth, $C_{LOAD} = 0.1\mu F 10\mu F$, $I_{ISO} = 60mA$
Efficiency at maximum load current	EFF		48		%	$I_{ISO} = 60mA$, $C_{LOAD} = 0.1\mu F 10\mu F$
Current available to isolated supply	I_{ISO}	60			mA	
	I_{VDD_POWER}		35	60	mA	No VISO Load

Parameters	Symbol	Min	Typ	Max	Unit	Comments
VDD supply current without digital isolator			131	170	mA	I _{ISO} =60mA

6.2. Digital Isolator Electrical Characteristics

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Input pin rising threshold	V _{ITH}	0.7*V _{DI} ¹			V	
Input pin falling threshold	V _{ITL}			0.3*V _{DI} ¹	V	
Input pin threshold hysteresis	V _{I(UVLO)}	0.1*V _{DI} ¹			V	
High level input current	I _{IH}		8	15	μA	V _I = V _{DI} ¹ at INx or SEL
Low level input current	I _{IL}	-15	-8		μA	V _I = 0 at INx or SEL
High Level Output Voltage	V _{OH}	V _{DO} ¹ -0.4			V	V _{DO} ¹ = 5V, I _{OH} ≥ -4mA
		V _{DO} ¹ -0.3			V	V _{DO} ¹ = 3.3V, I _{OH} ≥ -2mA
Low Level Output Voltage	V _{OL}			0.4	V	V _{DO} ¹ = 5V, I _{OL} ≤ 4mA
				0.3	V	V _{DO} ¹ = 3.3V, I _{OL} ≤ 2mA
Output Impedance	R _{out}		50		ohm	
Common Mode Transient Immunity	CMTI	100	150		kV/μs	V _I = V _{DI} ¹ or 0 V
Thermal Shutdown Temperature			165		°C	

¹V_{DI} is the input side supply, V_{DO} is the output side supply. This value depends on whether the pin is located on the VDD or VISO side.

($V_{DD}=4.5V\sim 5.25V$, $SEL=V_{ISO}$, $T_a=-40^{\circ}C$ to $125^{\circ}C$. Unless otherwise noted, Typical values are at $V_{DD} = 5V$, $T_a = 25^{\circ}C$)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply Current	NSIP9540					
	$I_{DD(Q0)}$		35		mA	All Input 0V for NSIP9540W0 or All Input at supply for NSIP9540W1
	$I_{DD(Q1)}$		38		mA	All Input at supply for NSIP9540W0 or All Input 0V for NSIP9540W1
	$I_{DD(1M)}$		35		mA	All Input with 1Mbps square wave, $C_L=15pF$
	$I_{DD(10M)}$		39		mA	All Input with 10Mbps square wave, $C_L=15pF$
	$I_{DD(100M)}$		70		mA	All Input with 100Mbps square wave, $C_L=15pF$
	NSIP9541					
	$I_{DD(Q0)}$		36		mA	All Input 0V for NSIP9541W0 or All Input at supply for NSIP9541W1
	$I_{DD(Q1)}$		40		mA	All Input at supply for NSIP9541W0 or All Input 0V for NSIP9541W1
	$I_{DD(1M)}$		38		mA	All Input with 1Mbps square wave, $C_L=15pF$
	$I_{DD(10M)}$		42		mA	All Input with 10Mbps square wave, $C_L=15pF$
	$I_{DD(100M)}$		74		mA	All Input with 100Mbps square wave, $C_L=15pF$
	NSIP9542					
	$I_{DD(Q0)}$		37		mA	All Input 0V for NSIP9542W0 or All Input at supply for NSIP9542W1
	$I_{DD(Q1)}$		42		mA	All Input at supply for NSIP9542W0 or All Input 0V for NSIP9542W1
$I_{DD(1M)}$		41		mA	All Input with 1Mbps square wave, $C_L=15pF$	
$I_{DD(10M)}$		45		mA	All Input with 10Mbps square wave, $C_L=15pF$	
$I_{DD(100M)}$		78		mA	All Input with 100Mbps square wave, $C_L=15pF$	
Supply Current	NSIP9543					
	$I_{DD(Q0)}$		38		mA	All Input 0V for NSIP9543W0 or All Input at supply for NSIP9543W1
	$I_{DD(Q1)}$		44		mA	All Input at supply for NSIP9543W0 or All Input 0V for NSIP9543W1

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I _{DD(1M)}		44		mA	All Input with 1Mbps square wave, C _L =15pF
	I _{DD(10M)}		48		mA	All Input with 10Mbps square wave, C _L =15pF
	I _{DD(100M)}		82		mA	All Input with 100Mbps square wave, C _L =15pF
	NSIP9544					
	I _{DD(Q0)}		39		mA	All Input 0V for NSIP9544W0 or All Input at supply for NSIP9544W1
	I _{DD(Q1)}		46		mA	All Input at supply for NSIP9544W0 or All Input 0V for NSIP9544W1
	I _{DD(1M)}		47		mA	All Input with 1Mbps square wave, C _L =15pF
	I _{DD(10M)}		51		mA	All Input with 10Mbps square wave, C _L =15pF
	I _{DD(100M)}		86		mA	All Input with 100Mbps square wave, C _L =15pF
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t _{PLH}		10	25	ns	
	t _{PHL}		10	25	ns	
Pulse Width Distortion	PWD			10	ns	t _{PHL} - t _{PLH}
Rising Time	t _r			5	ns	C _L = 15pF
Falling Time	t _f			5	ns	C _L = 15pF
Channel-to-Channel Delay Skew	t _{SK(c2c)}			2.5	ns	
Part-to-Part Delay Skew	t _{SK(p2p)}			5	ns	

(V_{DD}=4.5V~5.25V, SEL=0V, T_a=-40°C to 125°C. Unless otherwise noted, Typical values are at V_{DD} = 5V, T_a = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply Current	NSIP9540					
	I _{DD(Q0)}		32		mA	All Input 0V for NSIP9540W0 or All Input at supply for NSIP9540W1
	I _{DD(Q1)}		36		mA	All Input at supply for NSIP9540W0 or All Input 0V for NSIP9540W1
	I _{DD(1M)}		35		mA	All Input with 1Mbps square wave, C _L =15pF
	I _{DD(10M)}		34		mA	All Input with 10Mbps square wave, C _L =15pF
	I _{DD(100M)}		50		mA	All Input with 100Mbps square wave, C _L =15pF
	NSIP9541					
	I _{DD(Q0)}		32		mA	All Input 0V for NSIP9541W0 or All Input at supply for NSIP9541W1
	I _{DD(Q1)}		36		mA	All Input at supply for NSIP9541W0 or All Input 0V for NSIP9541W1
	I _{DD(1M)}		35		mA	All Input with 1Mbps square wave, C _L =15pF
	I _{DD(10M)}		36		mA	All Input with 10Mbps square wave, C _L =15pF
	I _{DD(100M)}		53		mA	All Input with 100Mbps square wave, C _L =15pF
	NSIP9542					
	I _{DD(Q0)}		32		mA	All Input 0V for NSIP9542W0 or All Input at supply for NSIP9542W1
	I _{DD(Q1)}		36		mA	All Input at supply for NSIP9542W0 or All Input 0V for NSIP9542W1
I _{DD(1M)}		35		mA	All Input with 1Mbps square wave, C _L =15pF	
I _{DD(10M)}		38		mA	All Input with 10Mbps square wave, C _L =15pF	
I _{DD(100M)}		56		mA	All Input with 100Mbps square wave, C _L =15pF	
Supply Current	NSIP9543					
	I _{DD(Q0)}		32		mA	All Input 0V for NSIP9543W0 or All Input at supply for NSIP9543W1
	I _{DD(Q1)}		36		mA	All Input at supply for NSIP9543W0 or All Input 0V for NSIP9543W1

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	$I_{DD(1M)}$		35		mA	All Input with 1Mbps square wave, $C_L=15pF$
	$I_{DD(10M)}$		40		mA	All Input with 10Mbps square wave, $C_L=15pF$
	$I_{DD(100M)}$		59		mA	All Input with 100Mbps square wave, $C_L=15pF$
	NSIP9544					
	$I_{DD(Q0)}$		32		mA	All Input 0V for NSIP9544W0 or All Input at supply for NSIP9544W1
	$I_{DD(Q1)}$		36		mA	All Input at supply for NSIP9544W0 or All Input 0V for NSIP9544W1
	$I_{DD(1M)}$		35		mA	All Input with 1Mbps square wave, $C_L=15pF$
	$I_{DD(10M)}$		42		mA	All Input with 10Mbps square wave, $C_L=15pF$
	$I_{DD(100M)}$		62		mA	All Input with 100Mbps square wave, $C_L=15pF$
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t_{PLH}		10	25	ns	
	t_{PHL}		10	25	ns	
Pulse Width Distortion	PWD			5	ns	$ t_{PHL} - t_{PLH} $
Rising Time	t_r			5	ns	$C_L = 15pF$
Falling Time	t_f			5	ns	$C_L = 15pF$
Channel-to-Channel Delay Skew	$t_{SK(c2c)}$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK(p2p)}$			5	ns	

(V_{DD}=3V~3.6V, SEL=0V, T_a=-40°C to 125°C. Unless otherwise noted, Typical values are at V_{DD} = 3.3V, T_a = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply Current	NSIP9540					
	I _{DD(Q0)}		35		mA	All Input 0V for NSIP9540W0 or All Input at supply for NSIP9540W1
	I _{DD(Q1)}		40		mA	All Input at supply for NSIP9540W0 or All Input 0V for NSIP9540W1
	I _{DD(1M)}		38		mA	All Input with 1Mbps square wave, C _L =15pF
	I _{DD(10M)}		40		mA	All Input with 10Mbps square wave, C _L =15pF
	I _{DD(100M)}		55		mA	All Input with 100Mbps square wave, C _L =15pF
	NSIP9541					
	I _{DD(Q0)}		36		mA	All Input 0V for NSIP9541W0 or All Input at supply for NSIP9541W1
	I _{DD(Q1)}		41		mA	All Input at supply for NSIP9541W0 or All Input 0V for NSIP9541W1
	I _{DD(1M)}		39		mA	All Input with 1Mbps square wave, C _L =15pF
	I _{DD(10M)}		41		mA	All Input with 10Mbps square wave, C _L =15pF
	I _{DD(100M)}		59		mA	All Input with 100Mbps square wave, C _L =15pF
	NSIP9542					
	I _{DD(Q0)}		37		mA	All Input 0V for NSIP9542W0 or All Input at supply for NSIP9542W1
	I _{DD(Q1)}		42		mA	All Input at supply for NSIP9542W0 or All Input 0V for NSIP9542W1
	I _{DD(1M)}		40		mA	All Input with 1Mbps square wave, C _L =15pF
	I _{DD(10M)}		42		mA	All Input with 10Mbps square wave, C _L =15pF
	I _{DD(100M)}		63		mA	All Input with 100Mbps square wave, C _L =15pF
Supply Current	NSIP9543					
	I _{DD(Q0)}		38		mA	All Input 0V for NSIP9543W0 or All Input at supply for NSIP9543W1
	I _{DD(Q1)}		43		mA	All Input at supply for NSIP9543W0 or All Input 0V for NSIP9543W1

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	$I_{DD(1M)}$		41		mA	All Input with 1Mbps square wave, $C_L=15pF$
	$I_{DD(10M)}$		43		mA	All Input with 10Mbps square wave, $C_L=15pF$
	$I_{DD(100M)}$		67		mA	All Input with 100Mbps square wave, $C_L=15pF$
	NSIP9544					
	$I_{DD(Q0)}$		39		mA	All Input 0V for NSIP9544W0 or All Input at supply for NSIP9544W1
	$I_{DD(Q1)}$		44		mA	All Input at supply for NSIP9544W0 or All Input 0V for NSIP9544W1
	$I_{DD(1M)}$		42		mA	All Input with 1Mbps square wave, $C_L=15pF$
	$I_{DD(10M)}$		44		mA	All Input with 10Mbps square wave, $C_L=15pF$
	$I_{DD(100M)}$		71		mA	All Input with 100Mbps square wave, $C_L=15pF$
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t_{PLH}		10	25	ns	
	t_{PHL}		10	25	ns	
Pulse Width Distortion	PWD			5	ns	$ t_{PHL} - t_{PLH} $
Rising Time	t_r			5	ns	$C_L = 15pF$
Falling Time	t_f			5	ns	$C_L = 15pF$
Channel-to-Channel Delay Skew	$t_{SK(c2c)}$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK(p2p)}$			5	ns	

6.3. Typical Performance Characteristics




Figure 6.1 Output Current vs Efficiency




Figure 6.2 High-level Output Voltage vs Output Current




Figure 6.3 Low-level Output Voltage vs Output Current

6.4. Parameter Measurement Information




Figure 6.4 Switching Characteristics Test Circuit and Waveform




Figure 6.5 Common-Mode Transient Immunity Test Circuit

7. High Voltage Feature Description

7.1. Insulation and Safety Related Specifications

<i>Parameters</i>	<i>Symbol</i>	<i>Value</i>	<i>Unit</i>	<i>Comments</i>
Minimum External Air Gap (Clearance)	CLR	8.15	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	CPG	8.15	mm	Shortest terminal-to-terminal distance across the package surface
Distance Through Insulation	DTI	26	μm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I		IEC 60664-1

<i>Description</i>	<i>Test Condition</i>	<i>Value</i>
Overvoltage Category per IEC60664-1	For Rated Mains Voltage \leq 150Vrms	I to IV
	For Rated Mains Voltage \leq 300Vrms	I to IV
	For Rated Mains Voltage \leq 600Vrms	I to III
Climatic Classification		40/125/21
Pollution Degree per DIN VDE 0110,		2

7.2. Insulation Characteristics

Description	Test Condition	Symbol	Value	Unit
Maximum repetitive isolation voltage		V_{IORM}	1500	V_{PEAK}
Maximum working isolation voltage	AC Voltage	V_{IOWM}	1061	V_{RMS}
	DC Voltage		1500	V_{DC}
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, $t_{ini} = 60\text{ s}$, $V_{pd(m)}=1.2*V_{IORM}$, $t_m=10\text{s}$.	q_{pd}	<5	pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, $t_{ini}=60\text{s}$, $V_{pd(m)}=1.6*V_{IORM}$, $t_m=10\text{s}$			pC
	Method b, routine test (100% production) and preconditioning (type test); $V_{ini}=1.2*V_{IOTM}$, $t_{ini}=1\text{s}$ $V_{pd(m)}=1.875*V_{IORM}$, $t_m=1\text{s}$ (method b1) or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$ (method b2)			pC
Maximum transient isolation voltage	$t = 60\text{ sec}$	V_{IOTM}	7070	V_{PEAK}
Maximum impulse voltage	Tested in air, 1.2/50-us waveform per IEC62368-1	V_{IMP}	7600	V_{PEAK}
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50us waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	V_{IOSM}	10000	V_{PEAK}
Isolation resistance	$V_{IO} = 500\text{V}$, $T_{amb}=25^\circ\text{C}$	R_{IO}	$>10^{12}$	Ω
	$V_{IO} = 500\text{V}$, $100^\circ\text{C} \leq T_{amb} \leq 125^\circ\text{C}$	R_{IO}	$>10^{11}$	Ω
	$V_{IO} = 500\text{V}$, $T_{amb}=T_s$	R_{IO}	$>10^9$	Ω
Isolation capacitance	$f = 1\text{MHz}$	C_{IO}	~4	pF
Safety total power dissipation	$\theta_{JA} = 59.2\text{ }^\circ\text{C/W}$, $V_I = 5.25\text{V}$, $T_J = 150\text{ }^\circ\text{C}$, $T_A = 25\text{ }^\circ\text{C}$	P_s	2111	mW
Safety input, output, or supply current	$\theta_{JA} = 59.2\text{ }^\circ\text{C/W}$, $V_I = 5.25\text{ V}$, $T_J = 150\text{ }^\circ\text{C}$, $T_A = 25\text{ }^\circ\text{C}$	I_s	402	mA
Maximum safety temperature		T_s	150	$^\circ\text{C}$
UL1577				
Insulation voltage per UL	$V_{TEST} = V_{ISO}$, $t = 60\text{ s}$ (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, $t = 1\text{ s}$ (100% production test)	V_{ISO}	5000	V_{RMS}




Figure 7.1 NSIP954x Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-17

7.3. Regulatory Information

The NSIP954x are certified with UL1577, VDE0884-17, GB4943.1, EN IEC 62368-1.

UL1577 & CSA Component Acceptance Notice 5A		DIN EN IEC 60747-17 (VDE 0884-17)	EN IEC62368-1	GB4943.1
Single Protection, 5000V _{rms} Isolation voltage	Single Protection, 5000V _{rms} Isolation voltage	Reinforced Insulation V _{IORM} =1500Vpeak V _{IOTM} =7070Vpeak	5000Vrms for 1min	Certified according to GB4943.1
Certified by UL		Certified by TUV		Certified by CQC
E500602	E500602	R50632560	R50574061	CQC20001264939

8. Function Description

8.1. Overview

The NSIP954x devices are quad-channel digital isolators with integrated isolated DC-DC converter. The digital isolators are based on Novosense capacity isolation barrier technique. The isolated DC-DC converter provides up to 500mW output power using on chip transformer. The feedback PWM signal is sent to primary side by a digital isolator based on capacity isolation technology. The NSIP954x devices are safety certified by UL1577, supporting 5kVrms insulation withstand voltage, while providing high electromagnetic immunity and low emissions. The data rate of the NSIP954x is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 100kV/us.

The high integrated solution can help to simplify system design and improve reliability. The NSIP954x devices are suitable for the limited PCB space applications. The devices are also suitable for wide temperature application which the most the power module can not support.

8.2. Device Functional Modes

The NSIP954x devices provide 5V to 5V, 5V to 3.3V, 3.3V to 3.3V conversion mode, the output voltage can be set by SEL pin. Supply configuration table showed below.

<i>SEL PIN</i>	<i>VDD</i>	<i>VISO</i>
Shorted to VISO	5V	5V
Shorted to GND2 or floating	5V	3.3V
Shorted to GND2 or floating	3.3V	3.3V

The NSIP954x devices provide four channel digital isolators. The digital isolators have default weak pull up or pull down input status when input is floating as shown in below table.

<i>Input</i>	<i>VDD status</i>	<i>VISO status</i>	<i>Output</i>	<i>Comment</i>
H	Ready	Ready	H	Normal operation
L	Ready	Ready	L	
floating	Ready	Ready	L(NSIP954xW0) H(NSIP954xW1)	Floating input status

8.3. Output Short And Over Temperature Protection

The NSIP954x devices are protected against output short. When the devices detect the output is short, the device will be in Hiccup mode and the transfer power will be limited. So the temperature of the device will be low, and the device is protected.

The NSIP954x devices are also protected against over temperature. When the devices detect the chip is over 165°C, the device will be shut down until the temperature of the device is below 145°C.

9. Application Note

9.1. Typical Application

The NSIP954x requires 0.1 μF and 10 μF bypass capacitors between VDD and GND1, VISO and GND2. The capacitors should be placed as close as possible to the package. This is very important for the performance of the device.




Figure 9.1 Basic schematic of NSIP954x




Figure 9.2 Half-Duplex RS-485 schematic using NSIP954x




Figure 9.3 full-Duplex RS-485 schematic using NSIP954x

9.2. PCB Layout

The recommended PCB layout is shown below. The low ESR capacitor C1 should be closed to PIN1 and PIN2, the distance should be less than 1mm. The low ESR capacitor C3 should be closed to PIN15 and PIN16, the distance should be less than 1mm. It is recommended that C1=C3=100nF and C2=C4=10uF.




Figure 9.4 Recommended PCB Layout — Top Layer

Figure 9.5 Recommended PCB Layout — Bottom Layer

10. Package Information





Figure 10.1 SOW16 Package Shape and Dimension in millimeters

11. Order Information

Part Number	Isolation Rating (kV)	Number of side 1 inputs	Number of side 2 inputs	Max Data Rate (Mbps)	Default output logic	Temperature	MSL	Package Type	Package Drawing	SPQ
NSIP9540W0-DSWR	5	4	0	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9540W1-DSWR	5	4	0	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9541W0-DSWR	5	3	1	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9541W1-DSWR	5	3	1	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9542W0-DSWR	5	2	2	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9542W1-DSWR	5	2	2	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9543W0-DSWR	5	1	3	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9543W1-DSWR	5	1	3	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9544W0-DSWR	5	0	4	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500
NSIP9544W1-DSWR	5	0	4	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1500


Part Number Rule:



12. Documentation Support


Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSIP954x	Click here	Click here	Click here	Click here

13. Tape And Reel Information




PRODUCT SPECIFICATIONS					
TAPE WIDTH	$\phi A \begin{smallmatrix} +2 \\ -2 \end{smallmatrix}$	$\phi N \begin{smallmatrix} +2 \\ -2 \end{smallmatrix}$	$H1 \begin{smallmatrix} +2 \\ -0 \end{smallmatrix}$	$H2 \begin{smallmatrix} +1 \\ -1 \end{smallmatrix}$	$W \begin{smallmatrix} +3.5 \\ -0.2 \end{smallmatrix}$
16MM	330	100	16.4	20.6	16.4

- NOTES:**
- 1.MATERIAL:DISSIPATIVE(BLACK)
 - 2.FLANGE WARPAGE:3 MM MAXIMUM
 - 3.ALL DIMENSIONS ARE IN MM
 - 4.ESD - SURFACE RESISTIVITY-10 TO 10 OHMS/SQ
 - 5.GENERAL TOLERANCE: ± 0.25 MM



1. 10 sprocket hole pitch cumulative tolerance ± 0.20 .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy .
4. All dimensions meet EIA-481 requirements.
5. Thickness : 0.30 ± 0.05 mm.
6. Packing length per 22" reel : 378 Meters.(復巻 N=122)
7. Component load per 13" reel : 1000 pcs.
8. Surface resistivity : $10^5 \sim 10^{10} \Omega/\square$



W	16.00±0.20
A0	10.75±0.10
B0	10.70±0.10
K0	2.80±0.10
K1	2.50±0.10




Figure 13.1 Tape and Reel Information of SOW16

14. Revision History

Revision	Description	Date
1.0	Initial version	2025/10/21

IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’s products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd