NOVOSENSE

NSI834x-Q1
High Reliability Reinforced Quad-Channel Digital Isolators
Datasheet (EN) 1.0

Product Overview

The NSI834x devices are high reliability quad-channel digital isolators. The NSI834x device is safety certified by UL1577 support 5kV$_{rms}$ insulation withstand voltage, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSI834x is up to 100Mbps, and the common-mode transient immunity (CMTI) is up to 200kV/μs. The NSI834x device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSI834x device supports to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use. AEC-Q100 (Grade 1) option is provided for all devices.

Key Features

- Up to 5000V$_{rms}$ Insulation voltage
- Data rate: DC to 100Mbps
- Power supply voltage: 2.5V to 5.5V
- High CMTI: 200kV/μs
- Chip level ESD: HBM: ±8kV
- Robust Electromagnetic Compatibility (EMC)
  – System-Level ESD, EFT, and Surge Immunity
  – Low Emissions
- Default output high level or low-level option
- Low power consumption: 1.5mA/ch (1 Mbps)
- Low propagation delay: <18ns
- Operation temperature: -40℃~125℃
- RoHS-compliant packages:
  – SOP16(300mil)

Safety Regulatory Approvals

- UL recognition: up to 5000V$_{rms}$ for 1 minute per UL1577
- CQC certification per GB4943.1
- CSA component notice 5A
- DIN EN IEC 60747-17 (VDE 0884-17)

Applications

- Industrial automation system
- Isolated SPI, RS232, RS485
- General-purpose multichannel isolation
- Motor control

Device Information

Part Number	*Package*	*Body Size*
NSI834xWx-Q1SWR	SOP16(300mil)	10.30mm × 7.50mm

Functional Block Diagrams



Figure 1. NSI834x Block Diagram

INDEX

1. Pin Configuration and Functions



Figure 1.1 NSI8340 Package



Figure 1.2 NSI8341 Package



Figure 1.3 NSI8342 Package

Table 1.1 NSI834x Pin Configuration and Description

NSI8340 PIN NO.	*NSI8341 PIN NO.*	*NSI8342 PIN NO.*	*SYMBOL*	*FUNCTION*
1	1	1	VDD_1	Power Supply for Isolator Side 1
2	2	2	GND_1	Ground 1, the ground reference for Isolator Side 1
3	3	3	INA	Logic Input A
4	4	4	INB	Logic Input B
5	5	12	INC	Logic Input C
6	11	11	IND	Logic Input D
7	7	7	NC/EN_1	No Connection. Or Output Enable 1. Active high logic input. When EN_1 is high or NC, the output of Side 1 is enabled. When EN_1 is low, the output of Side 1 is disabled to high impedance state.
8	8	8	GND_1	Ground 1, the ground reference for Isolator Side 1
9	9	9	GND_2	Ground 2, the ground reference for Isolator Side 2
10	10	10	EN_2	Output Enable 2. Active high logic input. When EN_2 is high or NC, the output of Side 2 is enabled. When EN_2 is low, the output of Side 2 is disabled to high impedance state.
11	6	6	OUTD	Logic Output D
12	12	5	OUTC	Logic Output C
13	13	13	OUTB	Logic Output B
14	14	14	OUTA	Logic Output A
15	15	15	GND_2	Ground 2, the ground reference for Isolator Side 2
16	16	16	VDD_2	Power Supply for Isolator Side 2

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD1, VDD2	-0.5		6.5	V	
Maximum Input Voltage	VINA, VINB, VINC, VIND	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Output Voltage	VOUTA, VOUTB, VOUTC, VOUTD	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Input/Output Pulse Voltage	VINA, VINB, VINC, VIND, VOUTA, VOUTB, VOUTC, VOUTD	-0.8		VDD+0.8	V	Pulse width should be less than 100ns, and the duty cycle should be less than 10%
Output current	Io	-15		15	mA	
Operating Temperature	T_{opr}	-40		125	℃	
Junction Temperature	T_j			150	℃	
Storage Temperature	T_{stg}	-65		150	℃	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating conditions. Exposure to Absolute Maximum Rated conditions for extended periods may affect device reliability.

(2) Power supply voltage and input/output voltage are respect to the local ground terminal (GND1 or GND2) voltage values.

3. ESD Ratings

Parameters	Ratings	Value	Unit
Electrostatic discharge (ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(2)	±8000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101(3)	±2000	V

(1) Though this device features proprietary protection circuitry, proper ESD precautions should be considered to avoid performance degradation of damage due to high energy ESD event. Charged devices and circuit boards may discharge without detection.

(2) Safe manufacturing requires 500-V HBM and standard ESD precautions, per JEDEC document JEP155.

(3) Safe manufacturing requires 250-V CDM and standard ESD precautions, per JEDEC document JEP157.

4. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD1, VDD2	2.5		5.5	V
Operating Temperature	T_{opr}	-40		125	℃

High Level Input Voltage	VIH	2			V
Low Level Input Voltage	VIL			0.8	V
Data rate	DR			100	Mbps

5. Thermal Information

Parameters	*Symbol*	*SOP16(300mil)*	*Unit*
IC Junction-to-Air Thermal Resistance	$R_{\theta JA}$	78.9	℃/W
Junction-to-case (top) thermal resistance	$R_{\theta JC(top)}$	41.6	℃/W
Junction-to-board thermal resistance	$R_{\theta JB}$	43.6	℃/W
Junction-to-top characterization parameter	Ψ_{JT}	7.0	℃/W
Junction-to-board characterization parameter	Ψ_{JB}	23.0	℃/W

6. Specifications

6.1. Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V, Ta=-40℃ to 125℃. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25℃)

Parameters	*Symbol*	*Min*	*Typ*	*Max*	*Unit*	*Comments*
Power on Reset	VDD_{POR}	2	2.2	2.4	V	POR threshold as during power-up
	VDD_{HYS}		0.1		V	POR threshold Hysteresis
Rising input switching threshold	V_{IT+}		1.5	2	V	
Falling input switching threshold	V_{IT-}	0.8	1.15		V	
Input threshold voltage hysteresis	$V_{I(HYS)}$		0.35		V	
High Level Output Voltage	V_{OH}	VDD-0.4			V	I_{OH} =- 4mA
Low Level Output Voltage	V_{OL}			0.4	V	I_{OL} = 4mA
Output Impedance	R_{out}		50		ohm	
Input Pull high or low Current	I_{pull}		5	10	μA	
Start Up Time after POR	trbs		22	32	μs	
Common Mode Transient Immunity	CMTI	±150	±200		kV/μs	See Figure 6.11 , C_L = 15pF

6.2. Supply Current Characteristics – 5V Supply

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40℃ to 125℃. Unless otherwise noted, Typical values are at **VDD1 = 5V, VDD2 = 5V,** Ta = 25℃)

Parameters	*Symbol*	*Min*	*Typ*	*Max*	*Unit*	*Comments*
Supply current	**NSI8340**					
	I_{DD1}(Q0)		1.48	1.74	mA	All Input 0V for NSI8340x0 Or All Input at supply for NSI8340x1
	I_{DD2}(Q0)		4.28	5.10	mA	
	I_{DD1}(Q1)		6.20	7.44	mA	All Input at supply for NSI8340x0 Or All Input 0V for NSI8340x1
	I_{DD2}(Q1)		4.30	5.14	mA	
	I_{DD1}(1M)		3.93	4.71	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		4.37	5.29	mA	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I_{DD1}(10M)		4.16	5.20	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		5.80	7.00	mA	
	I_{DD1}(100M)		4.77	5.95	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		26.39	32.99	mA	
	NSI8341					
	I_{DD1}(Q0)		2.18	2.58	mA	All Input 0V for NSI8341x0 Or All Input at supply for NSI8341x1
	I_{DD2}(Q0)		3.58	4.26	mA	
	I_{DD1}(Q1)		5.72	6.86	mA	All Input at supply for NSI8341x0 Or All Input 0V for NSI8341x1
	I_{DD2}(Q1)		4.77	5.71	mA	
	I_{DD1}(1M)		4.04	4.85	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		4.26	5.14	mA	
	I_{DD1}(10M)		4.57	5.65	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		5.39	6.55	mA	
	I_{DD1}(100M)		10.17	12.71	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		20.98	26.23	mA	
	NSI8342					
	I_{DD1}(Q0)		2.88	3.42	mA	All Input 0V for NSI8342x0 Or All Input at supply for NSI8342x1
	I_{DD2}(Q0)		2.88	3.42	mA	
	I_{DD1}(Q1)		5.25	6.29	mA	All Input at supply for NSI8342x0 Or All Input 0V for NSI8342x1
	I_{DD2}(Q1)		5.25	6.29	mA	
	I_{DD1}(1M)		4.15	5.00	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		4.15	5.00	mA	
	I_{DD1}(10M)		4.98	6.10	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		4.98	6.10	mA	
	I_{DD1}(100M)		15.58	19.47	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		15.58	19.47	mA	

6.3. Supply Current Characteristics –3.3V Supply

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40℃ to 125℃. Unless otherwise noted, Typical values are at VDD1 = 3.3V, VDD2 = 3.3V, Ta = 25℃)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	**NSI8340**					
	I_{DD1}(Q0)		1.19	1.68	mA	All Input 0V for NSI8340x0 Or All Input at supply for NSI8340x1
	I_{DD2}(Q0)		3.93	5.00	mA	
	I_{DD1}(Q1)		5.84	7.30	mA	All Input at supply for NSI8340x0 Or All Input 0V for NSI8340x1
	I_{DD2}(Q1)		3.94	5.04	mA	
	I_{DD1}(1M)		3.58	4.60	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		3.98	5.12	mA	
	I_{DD1}(10M)		3.82	5.09	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		4.92	6.27	mA	
	I_{DD1}(100M)		4.94	5.92	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		17.08	20.50	mA	
	NSI8341					
	I_{DD1}(Q0)		1.87	2.51	mA	All Input 0V for NSI8341x0 Or All Input at supply for NSI8341x1
	I_{DD2}(Q0)		3.24	4.17	mA	
	I_{DD1}(Q1)		5.36	6.73	mA	All Input at supply for NSI8341x0 Or All Input 0V for NSI8341x1
	I_{DD2}(Q1)		4.41	5.60	mA	
	I_{DD1}(1M)		3.68	4.73	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		3.88	4.99	mA	
	I_{DD1}(10M)		4.09	5.38	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		4.64	5.97	mA	
	I_{DD1}(100M)		7.97	9.56	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		14.04	16.85	mA	
	NSI8342					
	I_{DD1}(Q0)		2.56	3.34	mA	All Input 0V for NSI8342x0 Or All Input at supply for NSI8342x1
	I_{DD2}(Q0)		2.56	3.34	mA	
	I_{DD1}(Q1)		4.89	6.17	mA	All Input at supply for NSI8342x0 Or All Input 0V for NSI8342x1
	I_{DD2}(Q1)		4.89	6.17	mA	
	I_{DD1}(1M)		3.78	4.86	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		3.78	4.86	mA	
	I_{DD1}(10M)		4.37	5.68	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		4.37	5.68	mA	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I_{DD1}(100M)		11.00	13.21	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		11.00	13.21	mA	

6.4. Supply Current Characteristics–2.5V Supply

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, Ta=-40℃ to 125℃. Unless otherwise noted, Typical values are at VDD1 = 2.5V, VDD2 = 2.5V, Ta = 25℃)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	**NSI8340**					
	I_{DD1}(Q0)		1.17	1.64	mA	All Input 0V for NSI8340x0 Or All Input at supply for NSI8340x1
	I_{DD2}(Q0)		3.71	4.82	mA	
	I_{DD1}(Q1)		5.74	6.87	mA	All Input at supply for NSI8340x0 Or All Input 0V for NSI8340x1
	I_{DD2}(Q1)		3.86	5.03	mA	
	I_{DD1}(1M)		3.50	4.21	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		3.86	5.13	mA	
	I_{DD1}(10M)		3.68	4.88	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		4.56	5.82	mA	
	I_{DD1}(100M)		4.66	5.63	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		13.58	16.29	mA	
	NSI8341					
	I_{DD1}(Q0)		1.80	2.43	mA	All Input 0V for NSI8341x0 Or All Input at supply for NSI8341x1
	I_{DD2}(Q0)		3.07	4.02	mA	
	I_{DD1}(Q1)		5.27	6.41	mA	All Input at supply for NSI8341x0 Or All Input 0V for NSI8341x1
	I_{DD2}(Q1)		4.33	5.49	mA	
	I_{DD1}(1M)		3.59	4.44	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		3.77	4.90	mA	
	I_{DD1}(10M)		3.90	5.11	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		4.34	5.58	mA	
	I_{DD1}(100M)		6.89	8.29	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		11.35	13.62	mA	
	NSI8342					
	I_{DD1}(Q0)		2.44	3.23	mA	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I_{DD2}(Q0)		2.44	3.23	mA	All Input 0V for NSI8342x0 Or All Input at supply for NSI8342x1
	I_{DD1}(Q1)		4.80	5.95	mA	All Input at supply for NSI8342x0 Or All Input 0V for NSI8342x1
	I_{DD2}(Q1)		4.80	5.95	mA	
	I_{DD1}(1M)		3.68	4.67	mA	All Input with 1Mbps, C_L=15pF
	I_{DD2}(1M)		3.68	4.67	mA	
	I_{DD1}(10M)		4.12	5.35	mA	All Input with 10Mbps, C_L=15pF
	I_{DD2}(10M)		4.12	5.35	mA	
	I_{DD1}(100M)		9.12	10.96	mA	All Input with 100Mbps, C_L = 15pF
	I_{DD2}(100M)		9.12	10.96	mA	

6.5. Switching Characteristics - 5V Supply

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40℃ to 125℃. Unless otherwise noted, Typical values are at **VDD1 = 5V, VDD2 = 5V,** Ta = 25℃)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		100	Mbps	
Minimum Pulse Width	PW			8.3	ns	
Propagation Delay	t_{PLH}		12.0	18	ns	See Figure 6.9 , C_L = 15pF
	t_{PHL}		12.5	18	ns	See Figure 6.9 , C_L = 15pF
Pulse Width Distortion $\lvert t_{PHL} - t_{PLH} \rvert$	PWD			5.0	ns	See Figure 6.9 , C_L = 15pF
Rising Time	t_r			5.0	ns	See Figure 6.9 , C_L = 15pF
Falling Time	t_f			5.0	ns	See Figure 6.9 , C_L = 15pF
Peak Eye Diagram Jitter	t_{JIT}(PK)		2.5		ns	
Channel-to-Channel Delay Skew	t_{SK}(c2c)			2.5	ns	
Part-to-Part Delay Skew	t_{SK}(p2p)			5.0	ns	
Disable high to Tri-State	t_{PHZ}		8.67	30	ns	See Figure 6.10, C_L = 15pF, R_L=1k
Enable to Data high Valid	t_{PZH}		8.75	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k
Disable low to Tri-State	t_{PLZ}		7.7	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Enable to Data low Valid	t_{PZL}		9.5	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k

6.6. Switching Characteristics - 3.3V Supply

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40℃ to 125℃. Unless otherwise noted, Typical values are at **VDD1 = 3.3V, VDD2 = 3.3V,** Ta = 25℃)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		100	Mbps	
Minimum Pulse Width	PW			8.3	ns	
Propagation Delay	t_{PLH}		12.85	19	ns	See Figure 6.9 , C_L = 15pF
	t_{PHL}		12.60	19	ns	See Figure 6.9 , C_L = 15pF
Pulse Width Distortion $\lvert t_{PHL} - t_{PLH} \rvert$	PWD			5.0	ns	See Figure 6.9 , C_L = 15pF
Rising Time	t_r			5.0	ns	See Figure 6.9 , C_L = 15pF
Falling Time	t_f			5.0	ns	See Figure 6.9 , C_L = 15pF
Peak Eye Diagram Jitter	t_{JIT}(PK)		2.5		ns	
Channel-to-Channel Delay Skew	t_{SK}(c2c)			2.5	ns	
Part-to-Part Delay Skew	t_{SK}(p2p)			5.0	ns	
Disable high to Tri-State	t_{PHZ}		11	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k
Enable to Data high Valid	t_{PZH}		11.5	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k
Disable low to Tri-State	t_{PLZ}		9.3	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k
Enable to Data low Valid	t_{PZL}		12.3	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k

6.7. Switching Characteristics - 2.5V Supply

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, Ta=-40℃ to 125℃. Unless otherwise noted, Typical values are at **VDD1 = 2.5V, VDD2 = 2.5V,** Ta = 25℃)

Parameters	*Symbol*	*Min*	*Typ*	*Max*	*Unit*	*Comments*
Data Rate	DR	0		100	Mbps	
Minimum Pulse Width	PW			8.3	ns	
Propagation Delay	t_{PLH}		13.97	20	ns	See Figure 6.9 , C_L = 15pF
	t_{PHL}		12.72	20	ns	See Figure 6.9 , C_L = 15pF
Pulse Width Distortion $\lvert t_{PHL} - t_{PLH} \rvert$	PWD			5.0	ns	See Figure 6.9 , C_L = 15pF
Rising Time	t_r			5.0	ns	See Figure 6.9 , C_L = 15pF
Falling Time	t_f			5.0	ns	See Figure 6.9 , C_L = 15pF
Peak Eye Diagram Jitter	t_{JIT}(PK)		2.5		ns	
Channel-to-Channel Delay Skew	t_{SK}(c2c)			2.5	ns	
Part-to-Part Delay Skew	t_{SK}(p2p)			5.0	ns	
Disable high to Tri-State	t_{PHZ}		13.9	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k
Enable to Data high Valid	t_{PZH}		15.6	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k
Disable low to Tri-State	t_{PLZ}		12.6	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k
Enable to Data low Valid	t_{PZL}		16.8	30	ns	See Figure 6.10 , C_L = 15pF, R_L=1k

6.8. Typical Performance Characteristics



Figure 6.1 NSI8340 VDD1 Supply Current vs Data Rate



Figure 6.2 NSI8340 VDD2 Supply Current vs Data Rate



Figure 6.3 NSI8341 VDD1 Supply Current vs Data Rate



Figure 6.4 NSI8341 VDD2 Supply Current vs Data Rate



Figure 6.5 NSI8342 VDD1 Supply Current vs Data Rate



Figure 6.6 NSI8342 VDD2 Supply Current vs Data Rate



Figure 6.7 Rising Edge Propagation Delay vs Temp



Figure 6.8 Falling Edge Propagation Delay vs Temp

6.9. Parameter Measurement Information



(1) Input Generator Characteristics : PRR ≤ 50kHz, t_r ≤ 3ns, t_f ≤ 3ns, Duty cycle = 50%, Zo = 50 Ω.

Figure 6.9 Switching Characteristics Test Circuit and Waveform



Figure 6.10 Enable/Disable Propagation Delay Time Test Circuit and Waveform



Figure 6.11 Common-Mode Transient Immunity Test Circuit

7. High Voltage Feature Description

7.1. Insulation and Safety Related Specifications

Parameters	*Symbol*	*Value* SOP16 (300mil)	*Unit*	*Comments*
Minimum External Clearance	CLR	8	mm	IEC 60664-1:2007
Minimum External Creepage	CPG	8	mm	IEC 60664-1:2007
Distance Through Insulation	DTI	24	μm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I		IEC 60664-1

Description	*Test Condition*	*Value* SOP16 (300mil)
Overvoltage Category per IEC60664-1	For Rated Mains Voltage ≤ 150Vrms	I to IV
	For Rated Mains Voltage ≤ 300Vrms	I to IV
	For Rated Mains Voltage ≤ 600Vrms	I to IV
	For Rated Mains Voltage ≤ 1000Vrms	I to III
Climatic Classification		40/125/21
Pollution Degree per DIN VDE 0110		2

7.2. Insulation Characteristics

Description	*Test Condition*	*Symbol*	*Value* SOP16 (300mil)	*Unit*
Maximum repetitive isolation voltage		V_{IORM}	2121	V_{PEAK}
Maximum working isolation voltage	AC Voltage	V_{IOWM}	1500	V_{RMS}
	DC Voltage		2121	V_{DC}

Description	Test Condition	Symbol	Value SOP16 (300mil)	Unit
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, t_{ini} = 60s , $V_{pd(m)}=1.2*V_{IORM}$, t_m=10s.	q_{pd}	<5	pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, t_{ini}=60s ,$V_{pd(m)}=1.6*V_{IORM}$, t_m=10s			pC
	Method b, routine test (100% production) and preconditioning (type test);$V_{ini}=1.2*V_{IOTM}$, t_{ini}=1s $V_{pd\ (m)}=1.875*V_{IORM}$, t_m=1s （method b1） or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$(method b2)			pC
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, t_{ini} = 60s , $V_{pd(m)}=1.2*V_{IORM}$, t_m=10s.	q_{pd}	\	pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, t_{ini}=60s ,$V_{pd(m)}=1.3*V_{IORM}$, t_m=10s			pC
	Method b, routine test (100% production) and preconditioning (type test);$V_{ini}=1.2*V_{IOTM}$, t_{ini}=1s $V_{pd\ (m)}=1.5*V_{IORM}$, t_m=1s （method b1） or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$(method b2)			pC
Maximum transient isolation voltage	t = 60 sec	V_{IOTM}	8000	V_{PEAK}
Maximum impulse voltage	Tested in air, 1.2/50μs waveform per IEC62368-1	V_{IMP}	6250	V_{PEAK}
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50μs waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	V_{IOSM}	10000	V_{PEAK}

Description	Test Condition	Symbol	Value	Unit
			SOP16 (300mil)	
Isolation resistance	V_{IO} =500V, T_{amb}=25℃	R_{IO}	>10^{12}	Ω
	V_{IO} =500V, 100℃ ≤ T_{amb} ≤ 125℃	R_{IO}	>10^{11}	Ω
	V_{IO} =500V, T_{amb}=T_s	R_{IO}	>10^{9}	Ω
Isolation capacitance	f = 1MHz	C_{IO}	0.8	pF
Insulation voltage per UL	V_{TEST} = V_{ISO}, t = 60s (qualification), V_{TEST} = 1.2 × V_{ISO}, t = 1s (100% production test)	V_{ISO}	5000	V_{RMS}

7.3. Safety-Limiting Values

Reinforced isolation safety-limiting values as outlined in VDE-0884-17 of NSI834x-Q1SWR.

Description	Test Condition	Symbol	Value	Unit
Safety Supply Power	$R_{\theta JA}$ = 78.9 °C/W[1)], T_J = 150 °C, T_A = 25 °C		1584	mW
Safety Supply Current	$R_{\theta JA}$ = 78.9 °C/ W[1)], V_I = 5V, T_J = 150 °C, T_A = 25 °C		316.8	mA
Maximum Safety Temperature[2)]		T_s	150	°C

1) Calculate with the junction-to-air thermal resistance, $R_{\theta JA}$, of SOP16(300mil) package (***Thermal Information Table***) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.

2) The maximum safety temperature has the same value as the maximum junction temperature (T_J) specified for the device.



Figure 7.1 NSI834x Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17).

7.4. Regulatory Information

The NSI834xWx-Q1SWR are approved by the organizations listed in table.

UL		*CQC*	*TUV*	
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	Certified according to GB4943.1-2022	DIN EN IEC 60747-17 (VDE 0884-17)	Certified According to EN IEC 62368-1
Single Protection, 5000V_{rms} Isolation voltage	Single Protection, 5000V_{rms} Isolation voltage	Reinforced insulation	Reinforced Insulation V_{IORM}=2121Vpeak V_{IOTM}=8000Vpeak V_{IOSM}=10000Vpeak	5000Vrms for 1min
E500602	E500602	CQC20001264939	R 50632560	R 50574061

8. Function Description

8.1. Overview

The NSI834x is a Quad-channel digital isolator based on a capacitive isolation barrier technique. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSI834x devices are high reliability quad-channel digital isolator. The NSI834x device is safety certified by UL1577 support 5kV$_{rms}$ insulation withstand voltages, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSI834x is up to 100Mbps, and the common-mode transient immunity (CMTI) is up to 200kV/μs. The NSI834x device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSI834x device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

The NSI834x has a default output status when VDD$_{IN}$ is unready and VDD$_{OUT}$ is ready as shown in Table 8.1, which helps for diagnosis when power is missing at the transmitter side. The output B follows the same status with the input A after powering up.

Table 8.1 Output status vs. power status

***Input*[1]**	***ENx*[2]**	***VDD$_{IN}$ status***	***VDD$_{OUT}$ status***	***Output***	***Comment***
H	H or NC	Ready	Ready	H	Normal operation.
L	H or NC	Ready	Ready	L	
X	L	Ready	Ready	Z	Output disabled, the output is high impedance
X	H or NC	Unready	Ready	L(NSI834xx0) H(NSI834xx1)	The output follows the same status with the input after input side VDD$_{IN}$ is powered on.
X	L	Unready	Ready	Z	Output disabled, the output is high impedance
X	X	Ready	Unready	Undetermined	The output follows the same status with the input after output side VDD$_{OUT}$ is powered on.

Note: H=Logic high; L=Logic low; X=Logic low or logic high; Z=High impedance.

VDD$_{IN}$ is input side power; VDD$_{OUT}$ is output side power.

(1) There is a protection diode between the input and the VDDIN. When the VDDIN is floating, the strong drive signal through the input pin will put the VDDIN in an indeterminate state.

(2) The ENx is output side enable.

8.2. OOK Modulation

NSI834x is based on a capacitive isolation barrier technique and the digital signal is modulated with RF carrier generated by the internal oscillator at the transmitter side, as shown in Figure 8.1 to Figure 8.2, then it is transferred through the capacitive isolation barrier and demodulated at the receiver side. The modulation uses OOK modulation technique with key benefits of high noise immunity and low radiation EMI.



Figure 8.1 Single Channel Function Block Diagram



Figure 8.2 OOK Modulation

9. Application Note

9.1. Typical Application Circuit



Figure 9.1 Typical PWM isolation circuit for IPM

9.2. PCB Layout

The NSI834x requires a 0.1 μF bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 8.2 to Figure 8.3 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. To enhance the robustness of a design, the user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately 50 Ω, ±40%. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.



Figure 9.2 Recommended PCB Layout — Top Layer



Figure 9.3 Recommended PCB Layout — Bottom Layer

9.3. High Speed Performance

Figure 9.4 shows the eye diagram of NSI834x-Q1 at 50Mbps data rate output. The result shows a typical measurement on NSI834x-Q1 with low jitter and wide open eye characteristics.



Figure9.4 Eye Diagram at 50Mbps PRBS 2^{16}-1, 2.5V and 25℃

9.4. Typical Supply Current Equations

The typical supply current of NSI834x can be calculated using below equations. I_{DD1} and I_{DD2} are typical supply currents measured in mA, f is data rate measured in Mbps, C_L is the capacitive load measured in pF.

NSI8340:

I_{DD1} = 0.298 *a1+1.458*b1+0.878*c1.

I_{DD2} = 3.93+ 0.5*VDD2*f* C_L *c1*10^{-3}

When a1 is the channel number of default state input at side 1, b1 is the channel number of non-default state input at side 1, c1 is the channel number of switch signal input at side 1.

NSI8341:

I_{DD1} = 1.875 +1.16*b1+0.58*c1+ 0.5*VDD1*f* C_L *c2*10^{-3}

I_{DD2} = 3.245 +1.16*b2+0.58*c2+ 0.5*VDD2*f* C_L *c1*10^{-3}

When b1 is the channel number of non-default state input at side 1, c1 is the channel number of switch signal input at side 1, b2 is the channel number of non-default state input at side 2, c2 is the channel number of switch signal input at side 2.

NSI8342:

I_{DD1} = 2.56 +1.16*b1+0.58*c1+ 0.5*VDD1*f* C_L *c2*10^{-3}

I_{DD2} = 2.56 +1.16*b2+0.58 *c2+ 0.5*VDD2*f* C_L *c1*10^{-3}

When b1 is the channel number of non-default state input at side 1, c1 is the channel number of switch signal input at side 1, b2 is the channel number of non-default state input at side 2, c2 is the channel number of switch signal input at side 2.

10. Package Information



* CONTROLLING DIMENSION:MM

SYMBOL	MILLIMETER		
	MIN.	NOM.	MAX.
A	---	---	2.65
A1	0.10	---	0.30
A2	2.25	2.30	2.35
A3	0.97	1.02	1.07
b	0.35	---	0.43
c	0.23	---	0.32
D	10.20	10.30	10.40
E	10.10	10.30	10.50
E1	7.40	7.50	7.60
e	1.27 bsc		
L1	1.40 bsc		
L	0.55	---	0.85
Y	---	0.10	---
θ	0°	---	8°

Figure 10.1 SOP16(300mil)/SOW16 Package Shape and Dimension in millimeters

NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.



Figure 10.2 SOP16(300mil) SOW16 Package Board Layout Example

11. Order Information

Part Number	Isolation Rating (kV)	Number of side 1 inputs	Number of side 2 inputs	Max Data Rate (Mbps)	Default Output State	Temperature	MSL	Package Type	Package Drawing	SPQ
NSI8340W0-Q1SWR	5	4	0	100	Low	-40 to 125℃	3	SOP16 (300mil)	SOW16	1000
NSI8340W1-Q1SWR	5	4	0	100	High	-40 to 125℃	3	SOP16 (300mil)	SOW16	1000
NSI8341W0-Q1SWR	5	3	1	100	Low	-40 to 125℃	3	SOP16 (300mil)	SOW16	1000
NSI8341W1-Q1SWR	5	3	1	100	High	-40 to 125℃	3	SOP16 (300mil)	SOW16	1000
NSI8342W0-Q1SWR	5	2	2	100	Low	-40 to 125℃	3	SOP16 (300mil)	SOW16	1000
NSI8342W1-Q1SWR	5	2	2	100	High	-40 to 125℃	3	SOP16 (300mil)	SOW16	1000
NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.										

Part Number Rule:



12. Documentation Support

Part Number	*Product Folder*	*Datasheet*	*Technical Documents*	*Isolator selection guide*
NSI834x-Q1	tbd	tbd	tbd	tbd

13. Tape and Reel Information





ARBOR HOLE
DETAIL A
SCALE: 3:1

PRODUCT SPECIFICATION						
TAPE WIDTH	ØA ±2.0	ØN ±2.0	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	8.4 +1.5 -0.0	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT NTERFERENCE	5.5
12MM	330	178	12.4 +2.0 -0.0	18.4		5.5
16MM	330	178	16.4 +2.0 -0.0	22.4		5.5
24MM	330	178	24.4 +2.0 -0.0	30.4		5.5
32MM	330	178	32.4 +2.0 -0.0	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10^{12}	ANTISTATIC	ALL TYPES
B	10^{6} TO 10^{11}	STATIC DISSIPATIVE	BLACK ONLY
C	10^{5} & BELOW 10^{5}	CONDUCTIVE(GENERIC)	BLACK ONLY
E	10^{9} TO 10^{11}	ANTISTATIC(COATED)	ALL TYPES

Figure 13.1 Reel Information (for all packages)



1.10 sprocket hole pitch cumulative tolerance ±0.20.
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481 requirements.
5. Thickness: 0.30±0.05mm.
6. Packing length per 22" reel: 378 Meters.(Rewind N=122)
7. Component load per 13" reel: 1000 pcs.
8. Surface resistivity:10^5~ 10^{10}Ω/口

W	16.00±0.20
A0	10.75±0.10
B0	10.70±0.10
K0	2.80±0.10
K1	2.50±0.10



Figure 13.2 Tape Information of SOP16(300mil)

14. Revision History

Revision	Description	Date
1.0	Initial version	2025/10/10

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense (www.novosns.com).

Suzhou Novosense Microelectronics Co., Ltd