

Product Overview

The NSI832x-Q1 devices are high reliability dual-channel digital isolators. The NSI832x-Q1 device is safety certified by UL1577 and supports 5kVrms insulation withstand voltage, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSI832x-Q1 is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 250kV/us. The NSI832x-Q1 device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSI832x-Q1 device support connection to most digital interface directly, easy to do the level shift. High system level EMC performance enhances reliability and stability of use. AEC-Q100 (Grade 1) option is provided for all devices.

Key Features

- Up to 5000V_{rms} Insulation voltage
- Data rate: DC to 150Mbps
- Power supply voltage: 2.5V to 5.5V
- High CMTI: 250kV/us
- Chip level ESD: HBM: ±8kV
- Robust EMC Reinforced Dual-Channel Digital Isolators for SOW8 wide body
- Default output high level or low level option
- Isolation surge voltage: >10kV
- Low power consumption: 1.5mA/ch (1 Mbps)
- Low propagation delay: <18ns
- Operation temperature: -40°C~125°C
- AEC-Q100 Qualified
- RoHS-compliant packages:
 - SOP8 narrow body
 - SOW8 wide body

Safety Regulatory Approvals

- UL recognition: up to 5000V_{rms} for 1 minute per UL1577
- CQC certification per GB4943.1
- CSA component notice 5A
- DIN EN IEC 60747-17 (VDE 0884-17)

Applications

- Industrial automation system
- Isolated SPI, RS232, RS485
- General-purpose multichannel isolation
- Motor control

Device Information

Part Number	Package	Body Size
NSI832xNx-Q1SPR	SOP8	4.90mm × 3.90mm
NSI832xWx-Q1SWVR	SOW8	5.85mm × 7.50mm

Functional Block Diagrams




Figure1 NSI8320 Block Diagram Figure2 NSI8321 Block Diagram




Figure 3 NSI8322 Block Diagram

INDEX

1. PIN CONFIGURATION AND FUNCTIONS3

2. ABSOLUTE MAXIMUM RATINGS4

3. ESD RATINGS4

4. RECOMMENDED OPERATING CONDITIONS.....4

5. THERMAL CHARACTERISTICS.....5

6. SPECIFICATIONS5

6.1. ELECTRICAL CHARACTERISTICS5

6.2. SUPPLY CURRENT CHARACTERISTICS –5V SUPPLY.....6

6.3. SUPPLY CURRENT CHARACTERISTICS –3.3V SUPPLY.....8

6.4. SUPPLY CURRENT CHARACTERISTICS–2.5V SUPPLY10

6.5. SWITCHING CHARACTERISTICS - 5V SUPPLY12

6.6. SWITCHING CHARACTERISTICS - 3.3V SUPPLY.....12

6.7. SWITCHING CHARACTERISTICS - 2.5V SUPPLY.....13

6.8. TYPICAL PERFORMANCE CHARACTERISTICS15

6.9. PARAMETER MEASUREMENT INFORMATION.....17

7. HIGH VOLTAGE FEATURE DESCRIPTION17

7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....17

7.2. INSULATION CHARACTERISTICS18

7.3. SAFETY-LIMITING VALUES.....19

7.4. REGULATORY INFORMATION21

8. FUNCTION DESCRIPTION22

8.1. OVERVIEW22

8.2. OOK MODULATION.....23

9. APPLICATION NOTE.....24

9.1. TYPICAL APPLICATION CIRCUIT24

9.2. PCB LAYOUT24

9.3. HIGH SPEED PERFORMANCE25

10. PACKAGE INFORMATION.....26

11. ORDER INFORMATION.....28

12. DOCUMENTATION SUPPORT29

13. TAPE AND REEL INFORMATION30

14. REVISION HISTORY33

1. Pin Configuration and Functions




Figure 1.1 NSI8320 Package




Figure 1.2 NSI8321 Package




Figure 1.3 NSI8322 Package

Table1.1 NSI832x-Q1 Pin Configuration and Description

<i>NSI8320</i> <i>PIN NO.</i>	<i>NSI8321</i> <i>PIN NO.</i>	<i>NSI8322</i> <i>PIN NO.</i>	<i>SYMBOL</i>	<i>FUNCTION</i>
1	1	1	VDD1	Power Supply for Isolator Side 1
2	7	2	INA	Logic Input A
3	3	6	INB	Logic Input B
4	4	4	GND1	Ground 1, the ground reference for Isolator Side 1
5	5	5	GND2	Ground 2, the ground reference for Isolator Side 2
6	6	3	OUTB	Logic Output B
7	2	7	OUTA	Logic Output A
8	8	8	VDD2	Power Supply for Isolator Side 2

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD1, VDD2	-0.5		6.5	V	
Maximum Input Voltage	V _{INA} , V _{INB}	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Output Voltage	V _{OUTA} , V _{OUTB}	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Input/Output Pulse Voltage	V _{INA} , V _{INB} , V _{OUTA} , V _{OUTB}	-0.8		VDD+0.8	V	Pulse width should be less than 100ns, and the duty cycle should be less than 10%
Output current	I _o	-15		15	mA	
Operating Temperature	T _{opr}	-40		125	°C	
Junction Temperature	T _j			150	°C	
Storage Temperature	T _{stg}	-65		150	°C	

3. ESD Ratings

Parameters	Ratings	Value	Unit
Electrostatic discharge (ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽²⁾	±8000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽³⁾	±2000	V

(1) Though this device features proprietary protection circuitry, proper ESD precautions should be considered to avoid performance degradation or damage due to high energy ESD event. Charged devices and circuit boards may discharge without detection.

(2) Safe manufacturing requires 500-V HBM and standard ESD precautions, per JEDEC document JEP155.

(3) Safe manufacturing requires 250-V CDM and standard ESD precautions, per JEDEC document JEP157.

4. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD1, VDD2	2.5		5.5	V
Operating Temperature	T _{opr}	-40		125	°C
High Level Input Voltage	V _{IH}	0.7*VDD			V

Low Level Input Voltage	VIL			0.3*VDD	V
Data rate	DR			150	Mbps

5. Thermal Characteristics

Parameters	Symbol	SOP8	SOW8	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	137.7	84.3	$^{\circ}C/W$
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	54.9	36.3	$^{\circ}C/W$
Junction-to-board thermal resistance	θ_{JB}	71.7	47.0	$^{\circ}C/W$
Junction-to-top characterization parameter	Ψ_{JT}	7.6	9.6	$^{\circ}C/W$
Junction-to-board characterization parameter	Ψ_{JB}	31.0	29.2	$^{\circ}C/W$

6. Specifications

6.1. Electrical Characteristics

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power on Reset	VDD _{POR}	2	2.2	2.4	V	POR threshold as during power-up
	VDD _{HYS}		0.1		V	POR threshold Hysteresis
Rising input switching threshold	V _{IT+}		0.6*VDD	0.7*VDD	V	
Falling input switching threshold	V _{IT-}	0.3*VDD	0.4*VDD		V	
Input threshold voltage hysteresis	V _{I(HYS)}		0.2*VDD		V	
High Level Output Voltage	V _{OH}	VDD-0.4			V	I _{OH} ≤ 4mA
Low Level Output Voltage	V _{OL}			0.4	V	I _{OL} ≤ 4mA
Output Impedance	R _{out}		50		ohm	
Input Pull high or low Current	I _{pull}		5	10	μA	
NSI832xNx						
Start Up Time after POR	tr _{bs}		15	30	μS	

Common Mode Transient Immunity	CMTI	±150	±200		kV/μS	See Figure 6.14
NSI832xWx						
Start Up Time after POR	trbs		22	32	μS	
Common Mode Transient Immunity	CMTI	±200	±250		kV/μS	See Figure 6.14

6.2. Supply Current Characteristics –5V Supply

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at **VDD1 = 5V, VDD2 = 5V, Ta = 25°C**)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSI8320Nx					
	I _{DD1} (Q0)		0.62	0.90	mA	All Input 0V for NSI832xN0 Or All Input at supply for NSI832xN1
	I _{DD2} (Q0)		1.27	1.84	mA	
	I _{DD1} (Q1)		2.3	3.04	mA	All Input at supply for NSI832xN0 Or All Input 0V for NSI832xN1
	I _{DD2} (Q1)		1.31	1.73	mA	
	I _{DD1} (1M)		1.50	2.12	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.43	1.89	mA	
	I _{DD1} (10M)		1.57	2.07	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		2.59	3.39	mA	
	I _{DD1} (100M)		2.02	2.72	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		12.56	16.95	mA	
	NSI8321Nx/ NSI8322Nx					
	I _{DD1} (Q0)		1.07	1.36	mA	All Input 0V for NSI832xN0 Or All Input at supply for NSI832xN1
	I _{DD2} (Q0)		1.07	1.36	mA	
	I _{DD1} (Q1)		1.98	2.59	mA	All Input at supply for NSI832xN0 Or All Input 0V for NSI832xN1
	I _{DD2} (Q1)		1.98	2.59	mA	
	I _{DD1} (1M)		1.59	2.13	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.59	2.13	mA	
I _{DD1} (10M)		2.12	2.77	mA	All Input with 10Mbps, C _L =15pF	
I _{DD2} (10M)		2.12	2.77	mA		

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I _{DD1} (100M)		7.57	10.06	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		7.57	10.06	mA	
NSI8320Wx						
	I _{DD1} (Q0)		0.79	1.24	mA	All Input 0V for NSI832xW0 Or All Input at supply for NSI832xW1
	I _{DD2} (Q0)		1.84	2.60	mA	
	I _{DD1} (Q1)		3.43	4.55	mA	All Input at supply for NSI832xW0 Or All Input 0V for NSI832xW1
	I _{DD2} (Q1)		1.95	2.65	mA	
	I _{DD1} (1M)		2.13	2.80	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.91	2.78	mA	
	I _{DD1} (10M)		2.15	2.82	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		3.03	3.65	mA	
	I _{DD1} (100M)		2.61	3.97	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		13.28	17.53	mA	
NSI8321Wx / NSI8322Wx						
	I _{DD1} (Q0)		1.55	2.12	mA	All Input 0V for NSI832xW0 Or All Input at supply for NSI832xW1
	I _{DD2} (Q0)		1.55	2.12	mA	
	I _{DD1} (Q1)		2.88	3.83	mA	All Input at supply for NSI832xW0 Or All Input 0V for NSI832xW1
	I _{DD2} (Q1)		2.88	3.83	mA	
	I _{DD1} (1M)		2.28	2.98	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		2.28	2.98	mA	
	I _{DD1} (10M)		2.84	3.77	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		2.84	3.77	mA	
	I _{DD1} (100M)		8.29	10.94	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		8.29	10.94	mA	

6.3. Supply Current Characteristics –3.3V Supply

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at **VDD1 = 3.3V, VDD2 = 3.3V, Ta = 25°C**)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSI8320Nx					
	I _{DD1} (Q0)		0.61	0.88	mA	All Input 0V for NSI832xN0 Or All Input at supply for NSI832xN1
	I _{DD2} (Q0)		1.24	1.79	mA	
	I _{DD1} (Q1)		2.28	3.01	mA	All Input at supply for NSI832xN0 Or All Input 0V for NSI832xN1
	I _{DD2} (Q1)		1.27	1.67	mA	
	I _{DD1} (1M)		1.45	1.92	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.34	1.77	mA	
	I _{DD1} (10M)		1.52	2.01	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		2.18	2.88	mA	
	I _{DD1} (100M)		1.87	2.52	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		8.76	11.83	mA	
	NSI8321Nx / NSI8322Nx					
	I _{DD1} (Q0)		1.03	1.34	mA	All Input 0V for NSI832xN0 Or All Input at supply for NSI832xN1
	I _{DD2} (Q0)		1.03	1.34	mA	
	I _{DD1} (Q1)		1.93	2.57	mA	All Input at supply for NSI832xN0 Or All Input 0V for NSI832xN1
	I _{DD2} (Q1)		1.93	2.57	mA	
	I _{DD1} (1M)		1.52	1.99	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.52	1.99	mA	
	I _{DD1} (10M)		1.88	2.47	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		1.88	2.47	mA	
	I _{DD1} (100M)		5.46	7.37	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		5.46	7.37	mA	
	NSI8320Wx					
	I _{DD1} (Q0)		0.77	1.21	mA	All Input 0V for NSI832xW0 Or All Input at supply for NSI832xW1
	I _{DD2} (Q0)		1.80	2.50	mA	
	I _{DD1} (Q1)		3.39	4.54	mA	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I _{DD2} (Q1)		1.91	2.62	mA	All Input at supply for NSI832xW0 Or All Input 0V for NSI832xW1
	I _{DD1} (1M)		2.10	2.76	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.87	2.67	mA	
	I _{DD1} (10M)		2.15	2.86	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		2.61	3.50	mA	
	I _{DD1} (100M)		2.57	3.44	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		9.39	12.58	mA	
NSI8321Wx / NSI8322Wx						
	I _{DD1} (Q0)		1.50	1.98	mA	All Input 0V for NSI832xW0 Or All Input at supply for NSI832xW1
	I _{DD2} (Q0)		1.50	1.98	mA	
	I _{DD1} (Q1)		2.82	3.78	mA	All Input at supply for NSI832xW0 Or All Input 0V for NSI832xW1
	I _{DD2} (Q1)		2.82	3.78	mA	
	I _{DD1} (1M)		2.20	2.94	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		2.20	2.94	mA	
	I _{DD1} (10M)		2.57	3.44	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		2.57	3.44	mA	
	I _{DD1} (100M)		6.11	8.25	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		6.11	8.25	mA	

6.4. Supply Current Characteristics–2.5V Supply

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at **VDD1 = 2.5V, VDD2 = 2.5V, Ta = 25°C**)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSI8320Nx					
	I _{DD1} (Q0)		0.59	0.85	mA	All Input 0V for NSI832xN0 Or All Input at supply for NSI832xN1
	I _{DD2} (Q0)		1.21	1.74	mA	
	I _{DD1} (Q1)		2.24	2.94	mA	All Input at supply for NSI832xN0 Or All Input 0V for NSI832xN1
	I _{DD2} (Q1)		1.25	1.68	mA	
	I _{DD1} (1M)		1.42	1.88	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.29	1.72	mA	
	I _{DD1} (10M)		1.50	1.97	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		1.99	2.67	mA	
	I _{DD1} (100M)		1.81	2.44	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		7.23	9.76	mA	
	NSI8321Nx / NSI8322Nx					
	I _{DD1} (Q0)		1.00	1.33	mA	All Input 0V for NSI832xN0 Or All Input at supply for NSI832xN1
	I _{DD2} (Q0)		1.00	1.33	mA	
	I _{DD1} (Q1)		1.90	2.55	mA	All Input at supply for NSI832xN0 Or All Input 0V for NSI832xN1
	I _{DD2} (Q1)		1.90	2.55	mA	
	I _{DD1} (1M)		1.48	1.94	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.48	1.94	mA	
	I _{DD1} (10M)		1.76	2.32	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		1.76	2.32	mA	
	I _{DD1} (100M)		4.50	5.99	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		4.50	5.99	mA	
	NSI8320Wx					
	I _{DD1} (Q0)		0.75	1.19	mA	All Input 0V for NSI832xW0 Or All Input at supply for NSI832xW1
	I _{DD2} (Q0)		1.77	2.45	mA	
	I _{DD1} (Q1)		3.34	4.41	mA	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I _{DD2} (Q1)		1.88	2.51	mA	All Input at supply for NSI832xW0 Or All Input 0V for NSI832xW1
	I _{DD1} (1M)		2.06	2.72	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		1.84	2.52	mA	
	I _{DD1} (10M)		2.11	2.78	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		2.40	3.21	mA	
	I _{DD1} (100M)		2.52	3.30	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		7.57	9.98	mA	
NSI8321Wx / NSI8322Wx						
	I _{DD1} (Q0)		1.46	1.93	mA	All Input 0V for NSI832xW0 Or All Input at supply for NSI832xW1
	I _{DD2} (Q0)		1.46	1.93	mA	
	I _{DD1} (Q1)		2.76	3.67	mA	All Input at supply for NSI832xW0 Or All Input 0V for NSI832xW1
	I _{DD2} (Q1)		2.76	3.67	mA	
	I _{DD1} (1M)		2.14	2.85	mA	All Input with 1Mbps, C _L =15pF
	I _{DD2} (1M)		2.14	2.85	mA	
	I _{DD1} (10M)		2.42	3.22	mA	All Input with 10Mbps, C _L =15pF
	I _{DD2} (10M)		2.42	3.22	mA	
	I _{DD1} (100M)		5.14	6.81	mA	All Input with 100Mbps, C _L = 15pF
	I _{DD2} (100M)		5.14	6.81	mA	

6.5. Switching Characteristics - 5V Supply

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at **VDD1 = 5V, VDD2 = 5V, Ta = 25°C**)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
NSI832xNx						
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t _{PLH}		9.9	18	ns	See Figure 6.13 , C _L = 15pF
	t _{PHL}		8.7	18	ns	See Figure 6.13 , C _L = 15pF
NSI832xWx						
Data Rate	DR	0		100	Mbps	
Minimum Pulse Width	PW			8.3	ns	
Propagation Delay	t _{PLH}		12.5	18	ns	See Figure 6.13 , C _L = 15pF
	t _{PHL}		12.1	18	ns	See Figure 6.13 , C _L = 15pF
NSI832xNx / NSI832xWx						
Pulse Width Distortion t _{PHL} - t _{PLH}	PWD			5.0	ns	See Figure 6.13 , C _L = 15pF
Rising Time	t _r			5.0	ns	See Figure 6.13 , C _L = 15pF
Falling Time	t _f			5.0	ns	See Figure 6.13 , C _L = 15pF
Peak Eye Diagram Jitter	t _{JIT(PK)}		2.5		ns	
Channel-to-Channel Delay Skew	t _{SK(c2c)}			2.5	ns	
Part-to-Part Delay Skew	t _{SK(p2p)}			5.0	ns	

6.6. Switching Characteristics - 3.3V Supply

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at **VDD1 = 3.3V, VDD2 = 3.3V, Ta = 25°C**)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
NSI832xNx						
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	

Propagation Delay	t_{PLH}		10.8	19	ns	See Figure 6.13 , $C_L = 15pF$
	t_{PHL}		9.6	19	ns	See Figure 6.13 , $C_L = 15pF$
NSI832xWx						
Data Rate	DR	0		100	Mbps	
Minimum Pulse Width	PW			8.3	ns	
Propagation Delay	t_{PLH}		13.0	19	ns	See Figure 6.13 , $C_L = 15pF$
	t_{PHL}		12.5	19	ns	See Figure 6.13 , $C_L = 15pF$
NSI832xNx / NSI832xWx						
Pulse Width Distortion $ t_{PHL} - t_{PLH} $	PWD			5.0	ns	See Figure 6.13 , $C_L = 15pF$
Rising Time	t_r			5.0	ns	See Figure 6.13 , $C_L = 15pF$
Falling Time	t_f			5.0	ns	See Figure 6.13 , $C_L = 15pF$
Peak Eye Diagram Jitter	$t_{JIT(PK)}$		2.5		ns	
Channel-to-Channel Delay Skew	$t_{SK(c2c)}$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK(p2p)}$			5.0	ns	

6.7. Switching Characteristics - 2.5V Supply

($V_{DD1}=2.5V \pm 10\%$, $V_{DD2}=2.5V \pm 10\%$, $T_a=-40^\circ C$ to $125^\circ C$. Unless otherwise noted, Typical values are at **$V_{DD1} = 2.5V$, $V_{DD2} = 2.5V$** , $T_a = 25^\circ C$)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
NSI832xNx						
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t_{PLH}		12.0	20	ns	See Figure 6.13 , $C_L = 15pF$
	t_{PHL}		11.0	20	ns	See Figure 6.13 , $C_L = 15pF$
NSI832xWx						
Data Rate	DR	0		100	Mbps	
Minimum Pulse Width	PW			8.3	ns	
Propagation Delay	t_{PLH}		14.2	20	ns	See Figure 6.13 , $C_L = 15pF$
	t_{PHL}		13.5	20	ns	See Figure 6.13 , $C_L = 15pF$
NSI832xNx / NSI832xWx						

Pulse Width Distortion $ t_{PHL} - t_{PLH} $	PWD			5.0	ns	See Figure 6.13 , $C_L = 15\text{pF}$
Rising Time	t_r			5.0	ns	See Figure 6.13 , $C_L = 15\text{pF}$
Falling Time	t_f			5.0	ns	See Figure 6.13 , $C_L = 15\text{pF}$
Peak Eye Diagram Jitter	$t_{JIT(PK)}$		2.5		ns	
Channel-to-Channel Delay Skew	$t_{SK(c2c)}$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK(p2p)}$			5.0	ns	

6.8. Typical Performance Characteristics




Figure 6.1 NSI8320Nx VDD1 Supply Current vs Data Rate




Figure 6.2 NSI8320Nx VDD2 Supply Current vs Data Rate




Figure 6.3 NSI8321/2Nx VDD1 Supply Current vs Data Rate




Figure 6.4 NSI8321/2Nx VDD2 Supply Current vs Data Rate




Figure 6.5 NSI832xNx Rising Edge Propagation Delay Vs Temp




Figure 6.6 NSI832xNx Falling Edge Propagation Delay Vs Temp




Figure 6.7 NSI8320Wx VDD1 Supply Current vs Data Rate




Figure 6.8 NSI8320Wx VDD2 Supply Current vs Data Rate




Figure 6.9 NSI8321/2Wx VDD1 Supply Current vs Data Rate




Figure 6.10 NSI8321/2Wx VDD2 Supply Current vs Data Rate




Figure 6.11 NSI832xWx Rising Edge Propagation Delay Vs Temp





Figure 6.12 NSI832xWx Falling Edge Propagation Delay Vs Temp

6.9. Parameter Measurement Information



(1) Input Generator Characteristics : PRR ≤ 50kHz, tr ≤ 3ns, tf ≤ 3ns, Duty cycle = 50%, Zo = 50 Ω.

Figure 6.13 Switching Characteristics Test Circuit and Waveform




Figure 6.14 Common-Mode Transient Immunity Test Circuit

7. High Voltage Feature Description

7.1. Insulation and Safety Related Specifications

Parameters	Symbol	Value		Unit	Comments
		SOP8	SOW8		
Minimum External Clearance	CLR	4.0	8.0	mm	IEC 60664-1
Minimum External Creepage	CPG	4.0	8.0	mm	IEC 60664-1
Distance Through Insulation	DTI	10	24	um	
Tracking Resistance (Comparative Tracking Index)	CTI	>600		V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I			IEC 60664-1

Description	Test Condition	Value	
		SOP8	SOW8
Overvoltage Category per IEC60664-1	For Rated Mains Voltage $\leq 150V_{rms}$	I to IV	I to IV
	For Rated Mains Voltage $\leq 300V_{rms}$	I to III	I to IV
	For Rated Mains Voltage $\leq 600V_{rms}$	I to II	I to IV
	For Rated Mains Voltage $\leq 1000V_{rms}$	I	I to III
Climatic Classification		40/125/21	40/125/21
Pollution Degree per DIN VDE 0110,		2	2

7.2. Insulation Characteristics

Description	Test Condition	Symbol	Value		Unit
			SOP8	SOW8	
Maximum repetitive isolation voltage		V_{IORM}	565	2121	V_{PEAK}
Maximum Working Isolation Voltage	AC voltage	V_{IOWM}	400	1500	V_{RMS}
	DC voltage		565	2121	V_{DC}
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, $t_{ini} = 60 s$, $V_{pd(m)}=1.2*V_{IORM}$, $t_m=10s$.	q_{pd}		<5	pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, $t_{ini}=60s$, $V_{pd(m)}=1.6*V_{IORM}$, $t_m=10s$				pC
	Method b, routine test (100% production) and preconditioning (type test); $V_{ini}=1.2*V_{IOTM}$, $t_{ini}=1s$ $V_{pd(m)}=1.875*V_{IORM}$, $t_m=1s$ (method b1) or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$ (method b2)				pC
	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, $t_{ini} = 60 s$, $V_{pd(m)}=1.2*V_{IORM}$, $t_m=10s$.	q_{pd}	<5		pC

Description	Test Condition	Symbol	Value		Unit
			SOP8	SOW8	
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, $t_{ini}=60s$, $V_{pd(m)}=1.3*V_{IORM}$, $t_m=10s$				pC
	Method b, routine test (100% production) and preconditioning (type test); $V_{ini}=1.2*V_{IOTM}$, $t_{ini}=1s$ $V_{pd(m)}=1.5*V_{IORM}$, $t_m=1s$ (method b1) or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$ (method b2)				pC
Maximum transient isolation voltage	t = 60 sec	V_{IOTM}	5300	8000	V_{PEAK}
Maximum impulse voltage	Tested in air, 1.2/50-us waveform per IEC62368-1	V_{IMP}	5384	6250	V_{PEAK}
Maximum Surge Isolation Voltage	Test method per IEC60065, 1.2/50us waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	V_{IOSM}	7000	10000	V_{PEAK}
Isolation resistance	$V_{IO} = 500V$, $T_{amb}=25^{\circ}C$	R_{IO}	$>10^{12}$	$>10^{12}$	Ω
	$V_{IO} = 500V$, $100^{\circ}C \leq T_{amb} \leq 125^{\circ}C$		$>10^{11}$	$>10^{11}$	Ω
	$V_{IO} = 500V$, $T_{amb}=T_s$		$>10^9$	$>10^9$	Ω
Isolation capacitance	f = 1MHz	C_{IO}	0.6	0.6	pF
Withstand Isolation Voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1 s (100% production test)	V_{ISO}	3750	5000	V_{RMS}

7.3. Safety-Limiting Values

Basic isolation safety-limiting values as outlined in VDE-0884-17 of NSI832xNx-Q1SPR SOP8(150mil)

Description	Test Condition	Value	Unit
Safety Supply Power	$R_{\theta JA} = 137.7^{\circ}C/W$, $T_J = 150^{\circ}C$, $T_A = 25^{\circ}C$	908	mW
Safety Supply Current	$R_{\theta JA} = 137.7^{\circ}C/W$, $V_I = 5.5V$, $T_J = 150^{\circ}C$, $T_A = 25^{\circ}C$	165	mA
Safety Temperature ²⁾		150	$^{\circ}C$

- 1) Calculate with the junction-to-air thermal resistance, $R_{\theta JA}$, of SOP8(150mil) package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- 2) The maximum safety temperature has the same value as the maximum junction temperature (T_J) specified for the device.




Figure 7.1 NSI832xNx-Q1SPR Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-17

Reinforced isolation safety-limiting values as outlined in VDE-0884-17 of NSI832xWx-Q1SWVR SOW8(300mil)

Description	Test Condition	Value	Unit
Safety Supply Power	$R_{\theta JA} = 84.3 \text{ }^\circ\text{C/W}$, $V_I = 5.5 \text{ V}$, $T_J = 150 \text{ }^\circ\text{C}$, $T_A = 25 \text{ }^\circ\text{C}$	1483	mW
Safety Supply Current	$R_{\theta JA} = 84.3 \text{ }^\circ\text{C/W}$, $T_J = 150 \text{ }^\circ\text{C}$, $T_A = 25 \text{ }^\circ\text{C}$	269.6	mA
Safety Temperature ²⁾		150	$^\circ\text{C}$

- 1) Calculate with the junction-to-air thermal resistance, $R_{\theta JA}$, of SOW8(300mil) package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- 2) The maximum safety temperature has the same value as the maximum junction temperature (T_J) specified for the device.




Figure 7.2 NSI832xWx-Q1SWVR Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-

7.4. Regulatory Information

The NSI832xNx-Q1SPR are approved by the organizations listed in table.

UL		CQC	TUV	
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	Certified according to GB4943.1	DIN EN IEC 60747-17 (VDE 0884-17)	Certified According to EN IEC 62368-1
Single Protection, 3750V _{rms} Isolation voltage	Single Protection, 3750V _{rms} Isolation voltage	Basic Insulation	Basic insulation V _{IORM} =565V _{peak} V _{IOTM} =5300V _{peak} V _{IOSM} =7000V _{peak}	3000V _{rms} for 1min
Pending	Pending	CQC20001264940	Pending	R 50574061

The NSI832x-Q1SWVR are approved by the organizations listed in table.

UL		CQC	TUV	
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	Certified according to GB4943.1	DIN EN IEC 60747-17 (VDE 0884-17)	Certified According to EN IEC 62368-1
Single Protection, 5000V _{rms} Isolation voltage	Single Protection, 5000V _{rms} Isolation voltage	Reinforced Insulation	Reinforced insulation V _{IORM} =2121V _{peak} V _{IOTM} =8000V _{peak} V _{IOSM} =10000V _{peak}	5000V _{rms} for 1min
E500602	E500602	CQC20001264938	R 50632560	R 50574061

8. Function Description

8.1. Overview

The NSI832x-Q1 is a Dual-channel digital isolator based on a capacitive isolation barrier technique. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSI832x-Q1 devices are high reliability dual-channel digital isolator. The NSI832x-Q1 device is safety certified by UL1577 and supports 5kV_{rms} insulation withstand voltage, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSI832x-Q1 is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 250kV/us. The NSI832x-Q1 device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NSI832x-Q1 device support connection to most digital interface directly, easy to do the level shift. High system level EMC performance enhances reliability and stability of use.

The NSI832x-Q1 has a default output status when VDDIN is unready and VDDOUT is ready as shown in Table 8.1, which helps for diagnosis when power is missing at the transmitter side. The output B follows the same status with the input A within 60us after powering up.

Table 8.1 Output status vs. power status

Input¹	VDDIN status	VDDOUT status	Output	Comment
H	Ready	Ready	H	Normal operation.
L	Ready	Ready	L	
X	Unready	Ready	L(NSI832xx0) H(NSI832xx1)	The output follows the same status with the input within 60us after input side VDD is powered on.
X	Ready	Unready	Undetermined	The output follows the same status with the input within 60us after output side VDD is powered on.
<p>Note: H=Logic high; L=Logic low; X=Logic low or logic high VDDIN is input side power; VDDOUT is output side power. (1) There is a protection diode between the input and the VDDIN. When the VDDIN is floating, the strong drive signal through the input pin will put the VDDIN in an indeterminate state.</p>				

8.2. OOK Modulation

NSI832x-Q1 is based on a capacitive isolation barrier technique and the digital signal is modulated with RF carrier generated by the internal oscillator at the transmitter side, as shown in Figure 8.1, then it is transferred through the capacitive isolation barrier and demodulated at the receiver side. The modulation uses OOK modulation technique with key benefits of high noise immunity and low radiation EMI.




Figure 8.1 Single Channel Function Block Diagram




Figure 8.2 OOK Modulation

9. Application Note

9.1. Typical Application Circuit




Figure 9.1 Typical SCH for ISO CAN Interface

9.2. PCB Layout

The NSI832x-Q1 requires a 0.1 μF bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be

placed as close as possible to the package. Figure 9.2 to Figure 9.3 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. To enhance the robustness of a design, the user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately 50 Ω , $\pm 40\%$. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.




Figure 9.2 Recommended PCB Layout — Top Layer



Figure 9.3 Recommended PCB Layout — Bottom Layer

9.3. High Speed Performance

Figure 9.4 shows the eye diagram of NSI832x-Q1 at 50Mbps data rate output. The result shows a typical measurement on NSI832x-Q1 with low jitter and wide open eye characteristics.






Figure9.4 Eye Diagram at 50Mbps PRBS 2¹⁶-1, 2.5V and 25°C

10. Package Information




NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

Figure 10.1 SOP8 Package Shape and Dimension in millimeters




LAND PATTERN EXAMPLE(mm)




SOLDER MASK DETAILS

Figure 10.2 SOP8 Package Board Layout Example




NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

Figure 10.3 SOW8 Package Shape and Dimension in millimeters



LAND PATTERN EXAMPLE(mm)
9.1 mm NOMINAL
CLEARANCE/CREEPAGE



SOLDER MASK DETAILS


Figure 10.4 SOW8 Package Board Layout Example

11. Order Information

Part Number	Isolation Rating (kV)	Number of side 1 inputs	Number of side 2 inputs	Max Data Rate (Mbps)	Default Output State	Temperature	MSL	Package Type	Package Drawing	SPQ
NSI8320N0-Q1SPR	3.75	2	0	150	Low	-40 to 125°C	3	SOP8 (150mil)	SOP8	2500
NSI8320N1-Q1SPR	3.75	2	0	150	High	-40 to 125°C	3	SOP8 (150mil)	SOP8	2500
NSI8321N0-Q1SPR	3.75	1	1	150	Low	-40 to 125°C	3	SOP8 (150mil)	SOP8	2500
NSI8321N1-Q1SPR	3.75	1	1	150	High	-40 to 125°C	3	SOP8 (150mil)	SOP8	2500
NSI8322N0-Q1SPR	3.75	1	1	150	Low	-40 to 125°C	3	SOP8 (150mil)	SOP8	2500
NSI8322N1-Q1SPR	3.75	1	1	150	High	-40 to 125°C	3	SOP8 (150mil)	SOP8	2500
NSI8320W0-Q1SWVR	5	2	0	100	Low	-40 to 125°C	3	SOW8 (300mil)	SOW8	1000
NSI8320W1-Q1SWVR	5	2	0	100	High	-40 to 125°C	3	SOW8 (300mil)	SOW8	1000
NSI8321W0-Q1SWVR	5	1	1	100	Low	-40 to 125°C	3	SOW8 (300mil)	SOW8	1000
NSI8321W1-Q1SWVR	5	1	1	100	High	-40 to 125°C	3	SOW8 (300mil)	SOW8	1000
NSI8322W0-Q1SWVR	5	1	1	100	Low	-40 to 125°C	3	SOW8 (300mil)	SOW8	1000
NSI8322W1-Q1SWVR	5	1	1	100	High	-40 to 125°C	3	SOW8 (300mil)	SOW8	1000

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.



Part Number Rule:



12. Documentation Support

<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>	<i>Isolator selection guide</i>
NSI832x-Q1	tbd	tbd	tbd	tbd

13. Tape and Reel Information





**ARBOR HOLE
DETAIL A
SCALE: 3:1**

PRODUCT SPECIFICATION						
TAPE WIDTH	$\varnothing A \pm 2.0$	$\varnothing N \pm 2.0$	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	$8.4^{+1.5}_{-0.0}$	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	$12.4^{+2.0}_{-0.0}$	18.4		5.5
16MM	330	178	$16.4^{+2.0}_{-0.0}$	22.4		5.5
24MM	330	178	$24.4^{+2.0}_{-0.0}$	30.4		5.5
32MM	330	178	$32.4^{+2.0}_{-0.0}$	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10^{12}	ANTISTATIC	ALL TYPES
B	10^6 TO 10^{11}	STATIC DISSIPATIVE	BLACK ONLY
C	10^5 & BELOW 10^5	CONDUCTIVE(GENERIC)	BLACK ONLY
E	10^9 TO 10^{11}	ANTISTATIC(COATED)	ALL TYPES

Figure 13.1 Reel Information of SOP8(150mil) and SOW8(300mil)



Common size

Appearance	Size(mm)
E	1.75±0.10
F	5.5±0.10
P2	2.00±0.10
D0	1.55±0.05
D1	1.6±0.10
P0	4.00±0.10
10P0	40.00±0.20

Pocket size

Appearance	Size(mm)
W	12.00±0.30
P1	8.00±0.10
A0	6.50±0.10
B0	5.30±0.10
K0	2.20±0.10
K1	1.90±0.10
T	0.30±0.05





Figure 13.2 Tape Information of SOP8(150mil)



技术要求:

Technical Requirements:

1. 每10个料带链孔径累计公差为±0.20毫米。
10 sprocket hole pitch cumulative toleran±0.20mm
2. 料带弯曲每250毫米不可超过1毫米。
Carrier camber is within 1 mm in 250 mm
3. 所有尺寸符合EIA-481-D标准要求。
All dimensions meet EIA-481-D requirements





Figure 13.3 Tape Information of SOW8(300mil)

14. Revision History

<i>Revision</i>	<i>Description</i>	<i>Date</i>
1.0	Initial version	2026/3/1

IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’s products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd