

### Product Overview

The NSI812xDx devices are high reliability ultra-small package dual-channel digital isolator. The NSI812xDx device can support 2kVrms insulation withstand voltage while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSI812xDx is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 200kV/μs. The NSI812xDx device provides the default output low or high level when the input power is lost. Wide supply voltage of the NSI812xDx device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

### Key Features

- Up to 2000V<sub>RMS</sub> Insulation voltage
- Creepage: 2mm
- Data rate: DC to 150Mbps
- Power supply voltage: 2.5V to 5.5V
- High CMTI: 200kV/μs
- Chip level ESD: HBM: ±6kV
- High system level EMC performance:
- Enhanced system level ESD, EFT, Surge immunity
- Default output high level or low level option
- Low power consumption: 1mA/ch (1 Mbps)
- Low propagation delay: <10ns
- Operation temperature: -40°C ~125°C

### Applications

- Industrial automation system
- Isolated SPI, RS232, RS485
- General-purpose multichannel isolation
- Motor control

### Device Information

Part Number	Package	Body Size
NSI8120D0	DFN8	3.00mm*2.00mm
NSI8120D1	DFN8	3.00mm*2.00mm
NSI8121D0	DFN8	3.00mm*2.00mm
NSI8121D1	DFN8	3.00mm*2.00mm

### Functional Block Diagrams




Figure 1 NSI8120D Block Diagram




Figure 2 NSI8121D Block Diagram

**INDEX**

1. PIN CONFIGURATION AND FUNCTIONS.....3

2. ABSOLUTE MAXIMUM RATINGS .....5

3. ESD RATINGS .....5

4. RECOMMENDED OPERATING CONDITIONS.....5

5. THERMAL CHARACTERISTICS.....6

6. SPECIFICATIONS .....6

    6.1. ELECTRICAL CHARACTERISTICS .....6

    6.2. SUPPLY CURRENT CHARACTERISTICS – 5V SUPPLY .....6

    6.3. SUPPLY CURRENT CHARACTERISTICS –3.3V SUPPLY.....7

    6.4. SUPPLY CURRENT CHARACTERISTICS–2.5V SUPPLY .....8

    6.5. SWITCHING CHARACTERISTICS - 5V SUPPLY.....9

    6.6. SWITCHING CHARACTERISTICS - 3.3V SUPPLY.....9

    6.7. SWITCHING CHARACTERISTICS - 2.5V SUPPLY.....10

    6.8. TYPICAL PERFORMANCE CHARACTERISTICS .....10

    6.9. PARAMETER MEASUREMENT INFORMATION .....11

7. HIGH VOLTAGE FEATURE DESCRIPTION .....12

    7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....12

8. FUNCTION DESCRIPTION .....12

    8.1. OVERVIEW .....12

9. APPLICATION NOTE.....13

    9.1. PCB LAYOUT.....13

    9.2. HIGH SPEED PERFORMANCE .....13

    9.3. TYPICAL SUPPLY CURRENT EQUATIONS .....13

10. PACKAGE INFORMATION.....15

11. DOCUMENTATION SUPPORT .....16

12. ORDER INFORMATION.....17

13. TAPE AND REEL INFORMATION .....18

14. REVISION HISTORY .....20

### 1. Pin Configuration and Functions




Figure 1.1 NSI8120D Package

Table1.1 NSI8120D Pin Configuration and Description

<b>NSI8120D PIN NO.</b>	<b>SYMBOL</b>	<b>FUNCTION</b>
1	VDD <sub>1</sub>	Power Supply for Isolator Side 1
2	INA	Logic Input A
3	INB	Logic Input B
4	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
5	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2
6	OUTB	Logic Output B
7	OUTA	Logic Output A
8	VDD <sub>2</sub>	Power Supply for Isolator Side 2




Figure 1.2 NSI8121D Package

Table1.2 NSI8121D Pin Configuration and Description

<b>NSI8121D PIN NO.</b>	<b>SYMBOL</b>	<b>FUNCTION</b>
1	VDD <sub>1</sub>	Power Supply for Isolator Side 1
2	OUTA	Logic Output A
3	INB	Logic Input B
4	GND <sub>1</sub>	Ground 1, the ground reference for Isolator Side 1
5	GND <sub>2</sub>	Ground 2, the ground reference for Isolator Side 2

<i>NSI8121D PIN NO.</i>	<i>SYMBOL</i>	<i>FUNCTION</i>
6	OUTB	Logic Output B
7	INA	Logic Input A
8	VDD <sub>2</sub>	Power Supply for Isolator Side 2

## 2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD <sub>1</sub> , VDD <sub>2</sub>	-0.5		6.5	V	
Maximum Input Voltage	V <sub>INA</sub> , V <sub>INB</sub>	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Output Voltage	V <sub>OUTA</sub> , V <sub>OUTB</sub>	-0.4		VDD+0.4	V	The maximum voltage must not exceed 6.5V
Maximum Input/Output Pulse Voltage	V <sub>INA</sub> , V <sub>INB</sub> , V <sub>OUTA</sub> , V <sub>OUTB</sub>	-0.8		VDD+0.8	V	Pulse width should be less than 100ns, and the duty cycle should be less than 10%
Common-Mode Transients	CMTI			±200	kV/μs	
Output current	I <sub>o</sub>	-15		15	mA	
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>			5.3	kV	
Operating Temperature	T <sub>opr</sub>	-40		125	°C	
Junction temperature	T <sub>J</sub>			150	°C	
Storage Temperature	T <sub>stg</sub>	-65		150	°C	

## 3. ESD Ratings

Ratings		Value	Unit
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD ● All pins	±6000	V
	Charged device model (CDM), per AEC-Q100-011-RevB ● All pins	±2000	V

## 4. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD <sub>1</sub> , VDD <sub>2</sub>	2.5		5.5	V
Operating Temperature	T <sub>opr</sub>	-40		125	°C
High Level Input Voltage	V <sub>IH</sub>	2			V
Low Level Input Voltage	V <sub>IL</sub>			0.8	V
Data rate	DR			150	Mbps

## 5. Thermal Characteristics

Parameters	Symbol	WB SOIC-16	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	60.3	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	24.0	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	29.3	°C/W

## 6. Specifications

### 6.1. Electrical Characteristics

(VDD<sub>1</sub>=2.5V~5.5V, VDD<sub>2</sub>=2.5V~5.5V, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD<sub>1</sub> = 5V, VDD<sub>2</sub> = 5V, T<sub>A</sub> = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power on Reset	VDD <sub>POR</sub>		2.2		V	POR threshold as during power-up
	VDD <sub>HYS</sub>		0.1		V	POR threshold Hysteresis
High Level Input Voltage	V <sub>IH</sub>	2			V	
Low Level Input Voltage	V <sub>IL</sub>			0.8	V	
High Level Output Voltage	V <sub>OH</sub>	VDD-0.4			V	I <sub>OH</sub> ≤ 4mA
Low Level Output Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> ≤ 4mA
Output Impedance	R <sub>out</sub>		50		ohm	
Input Pull high or low Current	I <sub>pull</sub>		8	15	µA	
Start Up Time after POR	t <sub>rs</sub>		10		µs	
Common Mode Transient Immunity	CMTI	±150		±200	kV/µs	See <a href="#">Figure 6.8</a> , C <sub>L</sub> = 15pF

### 6.2. Supply Current Characteristics – 5V Supply

(VDD<sub>1</sub>=5V± 10%, VDD<sub>2</sub>=5V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD<sub>1</sub> = 5V, VDD<sub>2</sub> = 5V, T<sub>A</sub> = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	<b>NSI8120</b>					
	I <sub>DD1</sub> (Q0)		0.63	0.96	mA	All Input 0V for NSI8120D0 Or All Input at supply for NSI8120D1
	I <sub>DD2</sub> (Q0)		1.30	2.23	mA	
	I <sub>DD1</sub> (Q1)		2.79	3.93	mA	All Input at supply for NSI8120D0 Or All Input 0V for NSI8120D1
	I <sub>DD2</sub> (Q1)		1.33	2.14	mA	

Parameters	Symbol	Min	Typ	Max	Unit	Comments	
	I <sub>DD1</sub> (1M)		1.72	2.42	mA	All Input with 1Mbps, C <sub>L</sub> = 15pF	
	I <sub>DD2</sub> (1M)		1.40	2.23	mA		
	I <sub>DD1</sub> (10M)		1.78	2.49	mA	All Input with 10Mbps, C <sub>L</sub> = 15pF	
	I <sub>DD2</sub> (10M)		2.16	3.13	mA		
	I <sub>DD1</sub> (100M)		2.16	3.52	mA	All Input with 100Mbps, C <sub>L</sub> = 15pF	
	I <sub>DD2</sub> (100M)		9.60	12.45	mA		
	<b>NSI8121</b>						
	I <sub>DD1</sub> (Q0)		0.94	1.41	mA	All Input 0V for NSI8121D0 Or All Input at supply for NSI8121D1	
	I <sub>DD2</sub> (Q0)		0.94	1.41	mA		
	I <sub>DD1</sub> (Q1)		2.06	3.09	mA	All Input at supply for NSI8121D0 Or All Input 0V for NSI8121D1	
	I <sub>DD2</sub> (Q1)		2.06	3.09	mA		
	I <sub>DD1</sub> (1M)		1.55	2.32	mA	All Input with 1Mbps, C <sub>L</sub> = 15pF	
	I <sub>DD2</sub> (1M)		1.55	2.32	mA		
	I <sub>DD1</sub> (10M)		1.96	2.93	mA	All Input with 10Mbps, C <sub>L</sub> = 15pF	
I <sub>DD2</sub> (10M)		1.96	2.93	mA			
I <sub>DD1</sub> (100M)		5.86	10.05	mA	All Input with 100Mbps, C <sub>L</sub> = 15pF		
I <sub>DD2</sub> (100M)		5.86	10.05	mA			

### 6.3. Supply Current Characteristics –3.3v Supply

(V<sub>DD1</sub>=3.3V± 10%, V<sub>DD2</sub>=3.3V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at V<sub>DD1</sub> = 3.3V, V<sub>DD2</sub> = 3.3V, T<sub>A</sub> = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	<b>NSI8120</b>					
	I <sub>DD1</sub> (Q0)		0.58	0.89	mA	All Input 0V for NSI8120D0 Or All Input at supply for NSI8120D1
	I <sub>DD2</sub> (Q0)		1.25	2.12	mA	
	I <sub>DD1</sub> (Q1)		2.74	3.87	mA	All Input at supply for NSI8120D0 Or All Input 0V for NSI8120D1
	I <sub>DD2</sub> (Q1)		1.28	2.08	mA	
	I <sub>DD1</sub> (1M)		1.67	2.36	mA	All Input with 1Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (1M)		1.32	2.12	mA	
	I <sub>DD1</sub> (10M)		1.72	2.42	mA	All Input with 10Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (10M)		1.82	2.71	mA	
	I <sub>DD1</sub> (100M)		2.08	3.20	mA	All Input with 100Mbps,

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I <sub>DD2</sub> (100M)		6.72	9.14	mA	C <sub>L</sub> = 15pF
<b>NSI8121</b>						
	I <sub>DD1</sub> (Q0)		0.90	1.35	mA	All Input 0V for NSI8121D0 Or All Input at supply for NSI8121D1
	I <sub>DD2</sub> (Q0)		0.90	1.35	mA	
	I <sub>DD1</sub> (Q1)		2.01	3.02	mA	All Input at supply for NSI8121D0 Or All Input 0V for NSI8121D1
	I <sub>DD2</sub> (Q1)		2.01	3.02	mA	
	I <sub>DD1</sub> (1M)		1.49	2.23	mA	All Input with 1Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (1M)		1.49	2.23	mA	
	I <sub>DD1</sub> (10M)		1.76	2.63	mA	All Input with 10Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (10M)		1.76	2.63	mA	
	I <sub>DD1</sub> (100M)		4.35	7.27	mA	All Input with 100Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (100M)		4.35	7.27	mA	

#### 6.4. Supply Current Characteristics–2.5v Supply

(V<sub>DD1</sub>=2.5V± 10%, V<sub>DD2</sub>=2.5V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at V<sub>DD1</sub> = 2.5V, V<sub>DD2</sub> = 2.5V, T<sub>A</sub> = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments	
<b>NSI8120</b>							
Supply current	I <sub>DD1</sub> (Q0)		0.56	0.86	mA	All Input 0V for NSI8120D0 Or All Input at supply for NSI8120D1	
	I <sub>DD2</sub> (Q0)		1.23	2.00	mA		
	I <sub>DD1</sub> (Q1)		2.71	3.84	mA	All Input at supply for NSI8120D0 Or All Input 0V for NSI8120D1	
	I <sub>DD2</sub> (Q1)		1.25	2.04	mA		
	I <sub>DD1</sub> (1M)		1.64	2.33	mA	All Input with 1Mbps, C <sub>L</sub> = 15pF	
	I <sub>DD2</sub> (1M)		1.28	2.07	mA		
	I <sub>DD1</sub> (10M)		1.69	2.38	mA	All Input with 10Mbps, C <sub>L</sub> = 15pF	
	I <sub>DD2</sub> (10M)		1.67	2.53	mA		
	I <sub>DD1</sub> (100M)		2.02	2.93	mA	All Input with 100Mbps, C <sub>L</sub> = 15pF	
	I <sub>DD2</sub> (100M)		5.43	7.52	mA		
	<b>NSI8121</b>						
		I <sub>DD1</sub> (Q0)		0.88	1.32	mA	All Input 0V for NSI8121x0 Or All Input at supply for NSI8121x1
	I <sub>DD2</sub> (Q0)		0.88	1.32	mA		
	I <sub>DD1</sub> (Q1)		1.99	2.98	mA		

Parameters	Symbol	Min	Typ	Max	Unit	Comments
	I <sub>DD2</sub> (Q1)		1.99	2.98	mA	All Input at supply for NSI8121x0 Or All Input 0V for NSI8121x1
	I <sub>DD1</sub> (1M)		1.46	2.18	mA	All Input with 1Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (1M)		1.46	2.18	mA	
	I <sub>DD1</sub> (10M)		1.66	2.49	mA	All Input with 10Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (10M)		1.66	2.49	mA	
	I <sub>DD1</sub> (100M)		3.60	5.93	mA	All Input with 100Mbps, C <sub>L</sub> = 15pF
	I <sub>DD2</sub> (100M)		3.60	5.93	mA	

### 6.5. Switching Characteristics - 5v Supply

(V<sub>DD1</sub>=5V± 10%, V<sub>DD2</sub>=5V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at V<sub>DD1</sub> = 5V, V<sub>DD2</sub> = 5V, T<sub>A</sub> = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t <sub>PLH</sub>	2.5	6.54	15	ns	See <a href="#">Figure 6.7</a> , C <sub>L</sub> = 15pF
	t <sub>PHL</sub>	2.5	8.30	15	ns	See <a href="#">Figure 6.7</a> , C <sub>L</sub> = 15pF
Pulse Width Distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	PWD			5.0	ns	See <a href="#">Figure 6.7</a> , C <sub>L</sub> = 15pF
Rising Time	t <sub>r</sub>			5.0	ns	See <a href="#">Figure 6.7</a> , C <sub>L</sub> = 15pF
Falling Time	t <sub>f</sub>			5.0	ns	See <a href="#">Figure 6.7</a> , C <sub>L</sub> = 15pF
Peak Eye Diagram Jitter	t <sub>JIT</sub> (PK)		350		ps	
Channel-to-Channel Delay Skew	t <sub>SK</sub> (c2c)			2.5	ns	
Part-to-Part Delay Skew	t <sub>SK</sub> (p2p)			5.0	ns	

### 6.6. Switching Characteristics - 3.3v Supply

(V<sub>DD1</sub>=3.3V± 10%, V<sub>DD2</sub>=3.3V± 10%, T<sub>A</sub>=-40°C to 125°C. Unless otherwise noted, Typical values are at V<sub>DD1</sub> = 3.3V, V<sub>DD2</sub> = 3.3V, T<sub>A</sub> = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t <sub>PLH</sub>	2.5	8.0	15	ns	See <a href="#">Figure 6.7</a> , C <sub>L</sub> = 15pF
	t <sub>PHL</sub>	2.5	8.7	15	ns	See <a href="#">Figure 6.7</a> , C <sub>L</sub> = 15pF

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Pulse Width Distortion $ t_{PHL} - t_{PLH} $	PWD			5.0	ns	See <a href="#">Figure 6.7</a> , $C_L = 15pF$
Rising Time	$t_r$			5.0	ns	See <a href="#">Figure 6.7</a> , $C_L = 15pF$
Falling Time	$t_f$			5.0	ns	See <a href="#">Figure 6.7</a> , $C_L = 15pF$
Peak Eye Diagram Jitter	$t_{JIT(PK)}$		350		ps	
Channel-to-Channel Delay Skew	$t_{SK(c2c)}$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK(p2p)}$			5.0	ns	

### 6.7. Switching Characteristics - 2.5v Supply

( $V_{DD1}=2.5V \pm 10\%$ ,  $V_{DD2}=2.5V \pm 10\%$ ,  $T_A=-40^{\circ}C$  to  $125^{\circ}C$ . Unless otherwise noted, Typical values are at  $V_{DD1} = 2.5V$ ,  $V_{DD2} = 2.5V$ ,  $T_A = 25^{\circ}C$ )

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	$t_{PLH}$	2.5	9.0	15	ns	See <a href="#">Figure 6.7</a> , $C_L = 15pF$
	$t_{PHL}$	2.5	9.3	15	ns	See <a href="#">Figure 6.7</a> , $C_L = 15pF$
Pulse Width Distortion $ t_{PHL} - t_{PLH} $	PWD			5.0	ns	See <a href="#">Figure 6.7</a> , $C_L = 15pF$
Rising Time	$t_r$			5.0	ns	See <a href="#">Figure 6.7</a> , $C_L = 15pF$
Falling Time	$t_f$			5.0	ns	See <a href="#">Figure 6.7</a> , $C_L = 15pF$
Peak Eye Diagram Jitter	$t_{JIT(PK)}$		350		ps	
Channel-to-Channel Delay Skew	$t_{SK(c2c)}$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK(p2p)}$			5.0	ns	

### 6.8. Typical Performance Characteristics





Figure 6.1 NSI8120 VDD1 Supply Current vs Data Rate




Figure 6.2 NSI8120 VDD2 Supply Current vs Data Rate




Figure 6.3 NSI8121 VDD1 Supply Current vs Data Rate




Figure 6.4 NSI8121 VDD2 Supply Current vs Data Rate




Figure 6.5 Rising Edge Propagation Delay Vs Temp

Figure 6.6 Falling Edge Propagation Delay Vs Temp

### 6.9. Parameter Measurement Information





Figure 6.7 Switching Characteristics Test Circuit and Waveform




Figure 6.8 Common-Mode Transient Immunity Test Circuit

## 7. High Voltage Feature Description

### 7.1. Insulation and Safety Related Specifications

Parameters	Symbol	Value	Unit	Comments
Minimum External Air Gap (Clearance)	L(I01)	2.0	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	L(I02)	2.0	mm	Shortest terminal-to-terminal distance across the package surface
Minimum internal gap	DTI	20	µm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I		
Isolation Voltage	V <sub>iso</sub>	2000	V <sub>rms</sub>	t = 60 sec

## 8. Function Description

### 8.1. Overview

The NSI812xDx is a Dual-channel digital isolator based on a capacitive isolation barrier technique. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NSI812xDx device can support 2000V<sub>rms</sub> insulation withstand voltage, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NSI812xDx is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 200kV/µs. The NSI812xDx device provides the default output high level configuration when the input power is lost. Wide supply voltage of the NSI812xDx device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

The NSI812xDx has a default output status when VDDIN is unready and VDDOUT is ready as shown in Table 8.1, which helps for diagnosis when power is missing at the transmitter side. The output B follows the same status with the input A within 20µs after powering up.

Table 8.1 Output status vs. power status

Input	VDD1 status	VDD2 status	Output	Comment
H <sup>1</sup>	Ready	Ready	H	Normal operation.
L <sup>2</sup>	Ready	Ready	L	
X <sup>3</sup>	Unready	Ready	L H	The output follows the same status with the input within 60µs after input side VDD1 is powered on.
X	Ready	Unready	X	The output follows the same status with the input within 20µs after output side VDD2 is powered on.

Note: H=Logic high; L=Logic low; X=Logic low or logic high

## 9. Application Note

### 9.1. PCB Layout

The NSI812xDx requires a 0.1  $\mu\text{F}$  bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 9.1 to Figure 9.2 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. To enhance the robustness of a design, the user may also include resistors (50–300  $\Omega$ ) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately 50  $\Omega$ ,  $\pm 40\%$ . When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.




Figure9.1 Recommended PCB Layout — Top Layer Layer



Figure9.2 Recommended PCB Layout — Bottom Layer

### 9.2. High Speed Performance

Figure 9.3 shows the eye diagram of NSI812xDx at 150Mbps data rate output. The result shows a typical measurement on the NSI812xDx with 350ps p-p jitter.




Figure9.3 NSI812xDx Eye Diagram

### 9.3. Typical Supply Current Equations

The typical supply current of NSI812xDx can be calculated using below equations.  $I_{DD1}$  and  $I_{DD2}$  are typical supply currents measured in mA,  $f$  is data rate measured in Mbps,  $C_L$  is the capacitive load measured in pF

**NSI8120:**

$$I_{DD1} = 0.19 \cdot a1 + 1.45 \cdot b1 + 0.82 \cdot c1.$$

$$I_{DD2} = 1.36 + VDD_2 \cdot f \cdot C_L \cdot c1 \cdot 10^{-9}$$

When a1 is the channel number of low level input at side 1, b1 is the channel number of high level input at side 1, c1 is the channel number of switch signal input at side 1.


**NSI8121:**

$$I_{DD1} = 0.87 + 1.26 \cdot b1 + 0.63 \cdot c1 + VDD_1 \cdot f \cdot C_L \cdot c2 \cdot 10^{-9}$$

$$I_{DD2} = 0.87 + 1.26 \cdot b2 + 0.63 \cdot c2 + VDD_2 \cdot f \cdot C_L \cdot c1 \cdot 10^{-9}$$


When b1 is the channel number of high level input at side 1, c1 is the channel number of switch signal input at side 1, b2 is the channel number of high level input at side 2, c2 is the channel number of switch signal input at side 2.

### 10. Package Information



TOP VIEW

SIDE VIEW



BOTTOM VIEW

		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		A	0.5	0.55	0.6
STAND OFF		A1	-0.004	---	0.046
MOLD THICKNESS		A2	---	0.44	---
L/F THICKNESS		A3	0.11 REF		
LEAD WIDTH		b	0.2	0.25	0.3
BODY SIZE	X	D	3 BSC		
	Y	E	2 BSC		
LEAD PITCH		e	0.5 BSC		
LEAD LENGTH		L	0.3	0.35	0.4
LEAD EDGE TO PACKAGE LINE		L1	0.125 REF		
PACKAGE EDGE TOLERANCE		aaa	0.1		
MOLD FLATNESS		ccc	0.1		
COPLANARITY		eee	0.05		
LEAD OFFSET		bbb	0.1		

Figure 10.1 DFN8 Package Shape and Dimension in millimeters

## 11. Documentation Support


<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>	<i>Isolator selection guide</i>
NSI812xDx	tbd	tbd	tbd	tbd

## 12. Order Information

Part Number	Isolation Rating (kV)	Number of side 1 inputs	Number of side 2 inputs	Max Data Rate (Mbps)	Default Output State	Temperature	MSL	Package Type	Package Drawing	SPQ
NSI8120 D0	2	2	0	150	Low	-40 to 125°C	1	DFN8(2*3)	DFN8	3000
NSI8120 D1	2	2	0	150	High	-40 to 125°C	1	DFN8(2*3)	DFN8	3000
NSI8121 D0	2	1	1	150	Low	-40 to 125°C	1	DFN8(2*3)	DFN8	3000
NSI8121 D1	2	1	1	150	High	-40 to 125°C	1	DFN8(2*3)	DFN8	3000

NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

### Part Number Rule:








Figure 13.1 Tape and Reel Information of DFN8

## 14. Revision History

Revision	Description	Date
1.0	Initial version	2024/1/8
1.1	Correct the position of pin 1 in the reel	2024/8/1

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense ([www.novosns.com](http://www.novosns.com)).

**Suzhou Novosense Microelectronics Co., Ltd**