

## Product Overview

The NSI3612D is a high performance isolated amplifier with integrated isolated power supply that accept fully-differential input of  $\pm 1V$ . The integrated isolated power supply enables single-power operation on the low side of the device without the need for a separate isolated power supply for the high side, effectively reducing the board area. The high input impedance of NSI3612D makes it highly suitable for connection to high-voltage resistive dividers or other voltage signal sources with high output resistance.

The device has a fixed gain of 2 and provides a differential analog output. The low offset and gain drift ensure the accuracy over the entire temperature range. High common-mode transient immunity ensures that the device is able to provide accurate and reliable measurements even in the presence of high-power switching such as in motor control applications.

The integrated isolated power supply detection and the open-drain diagnosis output simplify system-level design and diagnostics.

## Key Features

- Up to 5000V<sub>rms</sub> Insulation voltage
- $\pm 1V$  linear Input Voltage Range
- Low Offset Error and Drift:  
 $\pm 0.5mV$  (Max),  $\pm 10\mu V/^\circ C$  (Max)
- Low Gain Error and Drift:  
 $\pm 0.25\%$  (Max),  $\pm 45ppm/^\circ C$  (Max)
- Low Nonlinearity and Drift:  
 $\pm 0.04\%$  (Max),  $\pm 1ppm/^\circ C$  (Typ)
- SNR: 83dB (Typ, BW=10kHz), 71dB (Typ, BW=100kHz)
- Wide bandwidth: 340kHz (Typ)
- High CMTI: 150kV/ $\mu s$  (Typ)

- System-Level Diagnostic Features: integrated isolated power supply detection
- Operation Temperature:  $-40^\circ C \sim 125^\circ C$
- RoHS-Compliant Packages: SOP16(300mil)

## Safety Regulatory Approvals

- UL recognition: 5000V<sub>rms</sub> for 1 minute per UL1577
- CQC certification per GB4943.1
- CSA component notice 5A
- DIN EN IEC 60747-17 (VDE 0884-17)

## Applications

- Server Power Supply Units
- Uninterruptible Power Suppliers
- Energy Storage Systems
- Solar Inverters
- Charging Piles
- Motor Drives

## Device Information

Part Number	Package	Body Size
NSI3612D-DSWR	SOP16(300mil)	10.30mm × 7.50mm

## Functional Block Diagrams




Figure 1. Function Block Diagram of NSI3612D

**INDEX**

**1. PIN CONFIGURATION AND FUNCTIONS.....3**

**2. ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>.....4**

**3. ESD RATINGS <sup>(1)</sup>.....4**

**4. RECOMMENDED OPERATING CONDITIONS.....4**

**5. THERMAL INFORMATION .....5**

**6. SPECIFICATIONS .....5**

**6.1. ELECTRICAL CHARACTERISTICS .....5**

**6.2. TIMING DIAGRAMS.....7**

**6.3. TYPICAL PERFORMANCE CHARACTERISTICS .....7**

**7. HIGH VOLTAGE FEATURE DESCRIPTION ..... 11**

**7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....11**

**7.2. INSULATION CHARACTERISTICS .....12**

**7.3. REGULATORY INFORMATION.....13**

**8. FUNCTION DESCRIPTION ..... 13**

**8.1. OVERVIEW .....13**

**8.2. ANALOG INPUT AND OUTPUT.....14**

**8.3. ACCURACY RELATED PARAMETERS.....14**

        8.3.1. Input offset  $V_{OS}$  and Gain Error  $E_G$  ..... 14

        8.3.2. Input offset drift  $TCV_{OS}$  and Gain error thermal drift  $TCE_G$ ..... 15

        8.3.3. Nonlinearity..... 16

        8.3.4. Power-Supply Rejection Ratio ..... 16

        8.3.5. Common-Mode Rejection Ratio..... 16

        8.3.6. Total Error Calculation ..... 16

**8.4. ISOLATED POWER.....18**

**8.5. DIAGNOSTIC OUTPUT .....18**

**9. APPLICATION NOTE.....19**

**9.1. TYPICAL APPLICATION CIRCUIT.....19**

**9.2. HIGH VOLTAGE DIVIDING RESISTOR SELECTION .....20**

**9.3. INPUT RC FILTER.....20**

**9.4. PCB LAYOUT .....20**

**10. PACKAGE INFORMATION .....21**

**11. ORDERING INFORMATION .....22**

**12. DOCUMENTATION SUPPORT .....22**

**13. TAPE AND REEL INFORMATION .....23**

**14. REVISION HISTORY.....24**

# 1. Pin Configuration and Functions




Figure 1.1 NSI3612D Package

Table 1.1 NSI3612D Pin Configuration and Description

<b>NSI3612D PIN NO.</b>	<b>SYMBOL</b>	<b>FUNCTION</b>
1	ISO_PO	Internal isolated power output (need to be connected to the LDO_IN pin)
2	ISO_POGND	Internal isolated power ground reference (need to be connected to the GNDI pin)
3	LDO_IN	Internal input side LDO power input (need to be connected to the ISO_PO pin)
4	NC	Not internal connected, leave this pin floating or connect to GNDI pin
5	LDO_OUT	Internal input side LDO power output
6	INP	Positive analog input (Either INP or INN must have a DC current path to GNDI to define the common-mode input voltage)
7	INN	Negative analog input (Either INP or INN must have a DC current path to GNDI to define the common-mode input voltage)
8	GNDI	Input side ground reference (need to be connected to the ISO_POGND pin)
9	GND	Output side ground reference (need to be connected to the ISO_PIGND pin)
10	OUTN	Negative analog output
11	OUTP	Positive analog output
12	VDD	Output side power supply
13	LDO	Internal output side LDO power input (need to be connected to the ISO_PI pin and without external load)
14	DIAG	Open-drain diagnosis output (need to be connected to the pull-up supply or floating)
15	ISO_PIGND	Internal isolated power ground reference (need to be connected to the GND pin)
16	ISO_PI	Internal isolated power input (need to be connected to the LDO pin)

## 2. Absolute Maximum Ratings<sup>(1)</sup>

Parameters	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	VDD to GND	-0.3		6.5	V
Analog Input Voltage	INP, INN	GNDI-6		LDO_OUT+0.5	V
Analog Output Voltage	OUTP, OUTN	GND-0.5		VDD+0.5	V
Digital Output Voltage	DIAG	GND-0.5		6.5	V
Input current per output Pin	I <sub>IN</sub>	-10		10	mA
Junction Temperature	T <sub>J</sub>	-40		150	°C
Storage Temperature	T <sub>STG</sub>	-55		150	°C

(1) The device cannot operate beyond the listed Absolute Maximum Ratings to prevent permanent device damage. The device is not fully functional if operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings. Long-time stress of the absolute maximum conditions may affect the device lifetime.

## 3. ESD Ratings <sup>(1)</sup>

Parameters	Test Condition	Value	Unit
Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(2)</sup>	±4.0	kV
	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(3)</sup>	±1.0	kV

(1) Though this device features proprietary protection circuitry, proper ESD precautions should be considered to avoid performance degradation or damage due to high energy ESD event. Charged devices and circuit boards may discharge without detection.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 4. Recommended Operating Conditions

Parameters	Symbol	Min	Typ	Max	Unit
Power Supply	VDD to IGND	3.0	3.3	5.5	V
Differential input voltage before clipping output	V <sub>Clipping</sub>		±1.28		V
Linear differential input full scale voltage	V <sub>FSR</sub>	-1		1	V
Absolute common-mode input voltage	V <sub>CM</sub>	-2		V <sub>LDO_OUT</sub>	V
Operating common-mode input voltage	V <sub>CM</sub>	-0.8		0.6	V
DIAG pull-up supply voltage	V <sub>DIAG</sub>	0		VDD	V
Operating Ambient Temperature	T <sub>A</sub>	-40		125	°C

## 5. Thermal Information

Parameters	Symbol	SOP16(300mil)	Unit
Junction-to-ambient thermal resistance	$R_{\theta JA}$	64	°C/W
Junction-to-case (top) thermal resistance	$R_{\theta JC(top)}$	30	°C/W
Junction-to-board thermal resistance	$R_{\theta JB}$	33.3	°C/W
Junction-to-top characterization parameter	$\Psi_{JT}$	10.9	°C/W
Junction-to-board characterization parameter	$\Psi_{JB}$	28.2	°C/W

## 6. Specifications

### 6.1. Electrical Characteristics

(VDD = 3.0V ~ 5.5V, INP = -1V to +1V, and INN = GNDI = 0V, T<sub>A</sub> = -40°C to 125°C. Unless otherwise noted, Typical values are at VDD = 3.3V, T<sub>A</sub> = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
<b>Power Supply</b>						
Output side supply voltage	VDD	3.0	3.3	5.5	V	
Output side supply current	IDD		31.3	42	mA	no external load on LDO_OUT
Output side supply current	IDD		32.6	43.2	mA	1mA external load on LDO_OUT
External load current on Input side LDO	I <sub>E</sub>			1	mA	
Isolated power output voltage	V <sub>ISO_PO</sub>	3	3.5	4.6	V	ISO_PO to GNDI
Input side LDO output voltage	V <sub>LDO_OUT</sub>	3	3.2	3.3	V	LDO_OUT to GNDI
Isolated power output undervoltage detection threshold voltage	V <sub>ISO_POUV</sub>	2.1	2.3	2.8	V	Isolated power output falling
Input side LDO undervoltage detection threshold voltage	V <sub>LDO_UV</sub>	2.1	2.3	2.8	V	LDO_OUT falling
VDD undervoltage detection threshold voltage	VDD <sub>UV</sub>			2.95	V	
<b>Analog Input</b>						
Input offset voltage	V <sub>OS</sub>	-0.5	±0.1	0.5	mV	INP = INN = GNDI, at T <sub>A</sub> = 25°C
Input offset drift <sup>(1)</sup>	TCV <sub>OS</sub>	-10	±2	10	µV/°C	
Common-mode rejection ratio <sup>(2)</sup>	CMRR <sub>dc</sub>		-100		dB	INP = INN, f <sub>IN</sub> = 0 Hz, V <sub>CM min</sub> ≤ V <sub>IN</sub> ≤ V <sub>CM max</sub>
	CMRR <sub>ac</sub>		-86		dB	INP = INN, f <sub>IN</sub> = 10 kHz, V <sub>CM min</sub> ≤ V <sub>IN</sub> ≤ V <sub>CM max</sub>

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Single-ended input resistance	$R_{IN}$		0.8		G $\Omega$	INN = GNDI
Differential input resistance	$R_{IND}$		1.2		G $\Omega$	
Input capacitance	$C_I$		4.5		pF	Single-ended input capacitance, $f_{in}=310\text{kHz}$
Input capacitance	$C_{ID}$		4.5		pF	Differential input capacitance, $f_{in}=310\text{kHz}$
Input bias current	$I_{IB}$		1		nA	INP = INN = GNDI, $I_{IB} = (I_{IBP} + I_{IBN}) / 2$
Input bias current drift <sup>(1)</sup>	$TCl_{IB}$		-14		pA/ $^{\circ}\text{C}$	
<b>Analog Output</b>						
Nominal Gain			2		V/V	
Gain error	$E_G$	-0.25%	$\pm 0.05\%$	0.25%		at $T_A = 25^{\circ}\text{C}$
Gain error thermal drift <sup>(1)</sup>	$TCE_G$	-45	$\pm 15$	45	ppm/ $^{\circ}\text{C}$	
Nonlinearity		-0.04%	$\pm 0.01\%$	0.04%		
Nonlinearity drift <sup>(1)</sup>			1		ppm/ $^{\circ}\text{C}$	
Total harmonic distortion <sup>(3)</sup>	THD		-88		dB	$V_{IN} = 2V_{pp}$ , $f_{IN} = 10\text{kHz}$ , BW = 100kHz
Output noise			340		$\mu\text{V}_{RMS}$	INP = INN = GNDI, BW = 100kHz
Signal to noise ratio	SNR	74	83		dB	$V_{IN} = 2V_{pp}$ , $f_{IN} = 1\text{kHz}$ , BW = 10kHz
	SNR		71		dB	$V_{IN} = 2V_{pp}$ , $f_{IN} = 10\text{kHz}$ , BW = 100kHz, 1MHz filter
Common-mode output voltage	$V_{CMout}$	1.35	1.42	1.48	V	
Differential clipping output voltage	$V_{CLout}$		$\pm 2.4$		V	$V_{OUT} = (V_{OUTP} - V_{OUTN})$ , $ V_{IN}  =  V_{INP} - V_{INN}  > V_{Clipping}$
Failsafe differential output voltage	$V_{FAILSAFE}$		-2.55	-2.5	V	
Output bandwidth	BW		340		kHz	
Power supply rejection ratio <sup>(2)</sup>	PSRR <sub>dc</sub>		-109		dB	PSRR vs VDD, from 3.0~5.5V at DC
	PSRR <sub>ac</sub>		-90		dB	PSRR vs VDD, 100mV and 10kHz ripple
Output capacitance	$C_{LOAD}$		500		pF	
Output resistance	$R_{OUT}$		0.3		$\Omega$	
Output limit current	$I_{lim}$		$\pm 20$		mA	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Common-mode transient immunity	CMTI	100	150		kV/ $\mu$ s	Common-mode transient immunity
<b>Timing</b>						
Rising time of OUTP, OUTN	$t_r$		1.1		$\mu$ s	
Falling time of OUTP, OUTN	$t_f$		1.1		$\mu$ s	
INP, INN to OUTP, OUTN signal delay (50% - 50%)	$t_{PD}$		1.4	1.8	$\mu$ s	
Analog setting time	$t_{AS}$		0.9		ms	VDD step to 3.0 V, to OUTP, OUTN valid, 0.1% settling

- (1) The temperature drift is calculated within the whole temperature range (-40°C to 125°C).
- (2) Input referred.
- (3) THD is defined as the ratio of the sum of the rms value of first five higher harmonics to the amplitude of the fundamental (input referred).

### 6.2. Timing Diagrams




Figure 6.1 Propagation Delay and Output Fall Time Definition

### 6.3. Typical Performance Characteristics




Figure 6.2 Output vs Differential Input Voltage




Figure 6.3 Input Offset Voltage vs Temperature




Figure 6.4 Input Offset Voltage vs Supply Voltage




Figure 6.5 Input Offset Voltage Distribution <sup>(1)</sup>




Figure 6.6 Gain Error vs Temperature




Figure 6.7 Gain Error vs Supply Voltage




Figure 6.8 Gain Error Distribution <sup>(1)</sup>




Figure 6.9 Nonlinearity vs Temperature




Figure 6.10 Nonlinearity vs Supply Voltage




Figure 6.11 Signal to Noise Ratio vs Temperature




Figure 6.12 Signal to Noise Ratio vs Supply Voltage




Figure 6.13 Total Harmonic Distortion vs Temperature




Figure 6.14 Total Harmonic Distortion vs Supply Voltage




Figure 6.15 Nonlinearity vs Input Voltage




Figure 6.16 Common-Mode Rejection Ratio vs Supply Voltage




Figure 6.17 Common-Mode Rejection Ratio vs Temperature




Figure 6.18 Power-Supply Rejection Ratio vs VDD Input Frequency




Figure 6.19 Power-Supply Rejection Ratio vs Temperature




Figure 6.20 Input Supply Current vs Supply Voltage (IE=1mA)




Figure 6.21 Input Supply Current vs Temperature (IE=1mA)




Figure 6.22 ISO-PO LDO Regulation




Figure 6.23 Input and Output Signal Delay time vs Supply Voltage




Figure 6.24 Input and Output Signal Delay time vs Temperature

(1) According to the test results of 30 pcs samples.

## 7. High Voltage Feature Description

### 7.1. Insulation and Safety Related Specifications

Parameters	Symbol	Value	Unit	Comments
Minimum External Clearance	CLR	8	mm	IEC 60664-1:2007
Minimum External Creepage	CPG	8	mm	IEC 60664-1:2007
Distance Through Insulation	DTI	26	μm	Distance through insulation (internal clearance – capacitive signal isolation)
		75	μm	Distance through insulation (internal clearance – transformer power isolation)

Parameters	Symbol	Value	Unit	Comments
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I		IEC 60664-1

Description	Test Condition	Value
Overvoltage Category per IEC60664-1	For Rated Mains Voltage $\leq 150$ Vrms	I to IV
	For Rated Mains Voltage $\leq 300$ Vrms	I to IV
	For Rated Mains Voltage $\leq 600$ Vrms	I to IV
	For Rated Mains Voltage $\leq 1000$ Vrms	I to III
Climatic Classification		40/125/21
Pollution Degree per DIN VDE 0110		2

7.2. Insulation Characteristics

Description	Test Condition	Symbol	Value	Unit
<b>DIN EN IEC 60747-17 (VDE 0884-17)</b>				
Maximum repetitive isolation voltage		$V_{IORM}$	2121	$V_{PEAK}$
Maximum working isolation voltage	AC Voltage	$V_{IOWM}$	1500	$V_{RMS}$
	DC Voltage		2121	$V_{DC}$
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$ , $t_{ini} = 60$ s , $V_{pd(m)}=1.2*V_{IORM}$ , $t_m=10$ s.	$q_{pd}$	<5	pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$ , $t_{ini}=60$ s , $V_{pd(m)}=1.6*V_{IORM}$ , $t_m=10$ s			pC
	Method b, $V_{ini}=1.2*V_{IOTM}$ , $t_{ini}=1$ s $V_{pd(m)}=1.875*V_{IORM}$ , $t_m=1$ s (method b1) or $V_{pd(m)}=V_{ini}$ , $t_m=t_{ini}$ (method b2)			pC
Maximum transient isolation voltage	$t = 60$ sec	$V_{IOTM}$	8000	$V_{PEAK}$
Maximum impulse voltage	Tested in air, 1.2/50 $\mu$ s waveform per IEC62368-1	$V_{IMP}$	6250	$V_{PEAK}$
Maximum Surge Isolation Voltage	Test method per IEC62368-1, 1.2/50 $\mu$ s waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	$V_{IOSM}$	10000	$V_{PEAK}$
Isolation resistance	$V_{IO} = 500$ V, $T_{amb}=25^\circ$ C	$R_{IO}$	$>10^{12}$	$\Omega$
	$V_{IO} = 500$ V, $100^\circ$ C $\leq T_{amb} \leq 125^\circ$ C	$R_{IO}$	$>10^{11}$	$\Omega$
	$V_{IO} = 500$ V, $T_{amb}=T_s$	$R_{IO}$	$>10^9$	$\Omega$

Description	Test Condition	Symbol	Value	Unit
Isolation capacitance	f = 1MHz	C <sub>IO</sub>	0.8	pF
Safety total power dissipation	V <sub>I</sub> = 5.5V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	P <sub>s</sub>	1524	mW
Safety input, output, or supply current	θ <sub>JA</sub> = 82°C/W for SOW8, V <sub>I</sub> = 5.5V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	I <sub>s</sub>	277	mA
Maximum safety temperature		T <sub>s</sub>	150	°C
<b>UL1577</b>				
Insulation voltage per UL	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification), V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s	V <sub>ISO</sub>	5000	V <sub>RMS</sub>




Figure 7.1 NSI3612D Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

### 7.3. Regulatory Information

The NSI3612D are approved by the organizations listed in table.

UL	VDE	CQC	TUV
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1
Single Protection, 5000V <sub>rms</sub> Isolation voltage	Single Protection, 5000V <sub>rms</sub> Isolation voltage	Reinforce Insulation V <sub>IORM</sub> =2121 V <sub>PEAK</sub> V <sub>IOTM</sub> =8000 V <sub>PEAK</sub> V <sub>IOSM</sub> =10000 V <sub>PEAK</sub>	Reinforced insulation
E500602	E500602	40052820	5000Vrms for 1min
			CQC20001264939
			R50574061

## 8. Function Description

### 8.1. Overview

The NSI3612D is a high-performance isolated amplifier with integrated isolated power supply that accept fully-differential input. The fully-differential input is ideally suited for AC voltage monitoring in high voltage applications where isolation is required.

The low-side power supply VDD feeds power to the isolated power supply input through an LDO with external connection from the LDO pin to the ISO\_PI pin. The output of the isolated power supply is regulated by an LDO with external connection from the ISO\_PO pin to the LDO\_IN pin, to power the high-side circuit. The integrated isolated power supply enables single-

power operation on the low side of the device without the need for a separate isolated power supply for the high side, effectively reducing the board area.

The analog input is continuously sampled by a second-order  $\Sigma$ - $\Delta$  modulator in the device, which is driven by a pre-stage fully-differential amplifier in the device. With the internal voltage reference and clock generator, the modulator converts the analog input signal to a digital bitstream. The output of the modulator is transferred by the drivers (called TX in the Functional Block Diagram) across the isolation barrier that separates the isolated input and output side voltage. The received bitstream and clock are synchronized and processed, as shown in the Functional Block Diagram, by a fourth-order analog filter on the output side and has a differential output.




Figure 8.1 Function Block Diagram of NSI3612D

### 8.2. Analog Input and output

There are two restrictions on the analog input signals (VINP and VINN).

- If the input voltage exceeds the range  $GND1 - 6\text{ V}$  to  $VDD1 + 0.5\text{ V}$ , the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on.
- The linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR) and within the specified common-mode input voltage range.

For linear input range, the analog output of NSI3612D has a fixed gain of 2. If an input signal exceeding the clipping input range is applied to the NSI3612D ( $|V_{IN}| = |V_{INP} - V_{INN}| > V_{Clipping}$ ), the analog output will be clipped (typically, 2.4V for positive clipping and -2.4V for negative clipping).

In addition, NSI3612D integrates some diagnostic measures and offers a fail-safe output to simplify system-level design. The fail-safe output is a negative differential output voltage that does not occur under normal device operation, and it will only be activated when the undervoltage of the integrated isolated power supply output ISO\_PO or the high-side LDO output LDO\_OUT is detected. Use the maximum  $V_{FAILSAFE}$  voltage -2.5V as a reference value for the fail-safe detection on the system level.

### 8.3. Accuracy Related Parameters

Parameters related to the accuracy performance are explained in this section, including Vos and its drift, EG and its drift, Nonlinearity. Other immunity parameters that affect accuracy like CMRR and PSRR are also included.

#### 8.3.1. Input offset Vos and Gain Error E<sub>G</sub>

Vos and EG are the most significant factor influencing accuracy. The ideal curve and actual curve are shown in Figure 8.2.




Figure 8.2 Vos and EG diagram

V<sub>OS</sub> means the input offset voltage when input is 0V. The tested output should be divided by nominal gain as Vos is defined as the offset voltage referred to input (See Equation 1).

$$V_{os} = V_o / \text{Nominal Gain} \tag{Equation 1}$$

where

- V<sub>o</sub> is the output voltage tested when input is 0V.
- Nominal Gain is 2 for NSI3612D.

Gain is the magnification of the amplifier, and the definition formula is shown in Equation 2. EG means the difference between actual and ideal slope. It should be noted that EG is tested across the whole input range to minimize test error (See Equation 3).

$$\text{Gain} = \frac{\Delta y_1}{\Delta x_1} = \frac{V_{o1} - V_{o2}}{V_{in1} - V_{in2}} \tag{Equation 2}$$

$$E_G = \frac{\text{Gain} - \text{Nominal Gain}}{\text{Nominal Gain}} \times 100\% \tag{Equation 3}$$

where Vin1 and Vin2 are the lower and upper limit of the input FSR separately, Vo1 and Vo2 are the output voltage corresponding to Vin1 and Vin2.

### 8.3.2. Input offset drift TCV<sub>OS</sub> and Gain error thermal drift TCE<sub>G</sub>

Input offset drift TCV<sub>OS</sub> means the drift of Vos over the whole operating temperature range, which is calculated as Equation 4.

$$TCV_{os} = \frac{V_{os_{max}} - V_{os_{min}}}{\text{TempRange}} \tag{Equation 4}$$

where

- V<sub>os<sub>max</sub></sub> and V<sub>os<sub>min</sub></sub> is the maximum and minimum offset voltage over the whole operating ambient temperature range.
- TempRange covers the whole operating temperature, from -40°C to 125°C.

Gain error thermal drift TCE<sub>G</sub> is the drift of E<sub>G</sub> over the whole operating temperature range, which is calculated as Equation 5.

$$TCE_G = \frac{E_{G_{max}} - E_{G_{min}}}{\text{TempRange}} \tag{Equation 5}$$

where E<sub>G<sub>max</sub></sub> and E<sub>G<sub>min</sub></sub> is the maximum and minimum Gain Error over the whole temperature.

Both TCV<sub>OS</sub> and TCE<sub>G</sub> should be multiplied by the direction of temperature drift.

### 8.3.3. Nonlinearity

Nonlinearity describes the deviation between the actual output and the ideal linear output. Calculate the peak-to-peak value of the error between the actual output and the fitting curve, and nonlinearity is expressed as the ratio of half of the peak-to-peak error to the full-scale range of the output voltage (See Equation 6).

$$\text{Nonlinearity} = \frac{\text{Error\_pkpk}}{2 \times V_{\text{OFSR}}} \times 100\% \quad \text{Equation 6}$$

where

- Error\_pkpk is the peak-to-peak value of the error between the actual output and the fitting curve.
- $V_{\text{OFSR}}$  represents the full-scale range of the output voltage (4V for NSI3612D).

### 8.3.4. Power-Supply Rejection Ratio

Power-Supply Rejection Ratio (PSRR) describes the level of the output error (input inferred) which is affected by the variation of power supply. PSRR is defined in dB and calculated as Equation 7.

$$\text{PSRR} = 20 \times \log_{10} \left( \frac{V_{\text{O\_var}}}{\text{Nominal Gain} \times V_{\text{DD\_var}}} \right) \quad \text{Equation 7}$$

Where  $V_{\text{O\_var}}$  and  $V_{\text{DD\_var}}$  are respectively the variation value of the output voltage and the supply voltage.

### 8.3.5. Common-Mode Rejection Ratio

Common-Mode Rejection Ratio (CMRR) quantifies the ability of a differential amplifier to suppress the variation of the common mode signals while amplifying the differential-mode signals. CMRR is calculated as:

$$\text{CMRR} = 20 \times \log_{10} \left( \frac{V_{\text{O\_var}}}{\text{Nominal Gain} \times V_{\text{CM\_var}}} \right) \quad \text{Equation 8}$$

where CMRR is the input-referred voltage variation in dB and  $V_{\text{CM\_var}}$  is the variation value of the input common-mode voltage.

### 8.3.6. Total Error Calculation

The total error is contributed by parameters discussed above. It is helpful to know the respective contribution of all different parameters when something is wrong about system current sensing. This section will introduce the calculation method of total error.

Parameters which mainly affects sensing accuracy are  $V_{\text{os}}$ ,  $E_{\text{G}}$  and Nonlinearity and their drift. PSRR and CMRR are not a dominant factor in most case. However, PSRR can be a concern when the power supply has high-frequency ripple, in which case a larger decoupling capacitor and a better layout is highly recommended (Refer to Section 9.3).

The error introduce by  $V_{\text{os}}$  and its drift can be calculated as:

$$\text{Error\_Vos} = \frac{V_{\text{os\_max}} + \text{TCV}_{\text{os}} \times \Delta T}{V_{\text{IN}}} \times 100\% \quad \text{Equation 9}$$

where

- $V_{\text{os\_max}}$  is the maximum value of input offset voltage at 25°C, which is ±0.5mV for NSI3612D.
- $\text{TCV}_{\text{os}}$  is the maximum drift of input offset voltage over the whole working temperature, which is 10uV/°C for 3612D.
- $\Delta T$  is the range of temperature variation.
- $V_{\text{IN}}$  is the input voltage in the application.

The error introduced by  $E_{\text{G}}$  and  $\text{TCE}_{\text{G}}$  can be calculated as:

$$\text{Error\_E}_G = E_{\text{G}} + \text{TCE}_{\text{G}} \times \Delta T \quad \text{Equation 10}$$

where

- $E_{\text{G}}$  is the maximum value of Gain Error when the temperature is 25°C, which is ±0.25% for NSI3612D.
- $\text{TCE}_{\text{G}}$  is the maximum drift of Gain Error over the whole temperature, which is ±45ppm/°C for NSI3612D.

The error introduced by Nonlinearity is  $\text{Nonlinearity}_{\text{max}}$ , the maximum value of Nonlinearity in the entire temperature range, - 40°C to 125°C, which is ±0.04% for NSI3612D. The total error sensing error is expressed as:

$$\text{Total\_Error} = \sqrt{\text{Error\_Vos}^2 + \text{Error\_E}_G^2 + \text{Nonlinearity}_{\text{max}}^2} \quad \text{Equation 11}$$

For example, consider an NSI3612D with the sensing input voltage of ±1V and a - 40°C to 85°C temperature range. The total error calculation is shown in Table 1.

Table 8.1 Total Error Calculation of NSI3612D (- 40°C to 85°C)

Error Component	Symbol	Equation	Error at Vin=±1V	Error at Vin= ±0.1V
Input offset error	Error_Vos	$\text{Error\_Vos} = \frac{V_{\text{osmax}} + \text{TCV}_{\text{os}} \times \Delta T}{V_{\text{IN}}} \times 100\%$ $= \frac{\pm 0.5\text{mV} \pm 10\mu\text{V}/^\circ\text{C} \times 65^\circ\text{C}}{V_{\text{IN}}} \times 100\%$	±0.115%	±1.15%
Gain error	Error_EG	$\text{Error\_E}_G = E_G + \text{TCE}_G \times \Delta T$ $= \pm 0.25\% \pm 45\text{ppm}/^\circ\text{C} \times 65^\circ\text{C}$	±0.543%	±0.543%
Nonlinearity	Nonlinearity <sub>max</sub>	Nonlinearity <sub>max</sub> = ±0.04%	±0.04%	±0.04%
Total error	Total_Error	$\text{Total\_Error} = \sqrt{\text{Error\_Vos}^2 + \text{Error\_E}_G^2 + \text{Nonlinearity}_{\text{max}}^2}$	±0.556%	±1.272%

Since the input offset voltage is independent of input voltage, it becomes the dominant factor of the total error when the input voltage is low. To improve the system accuracy, especially under low-input applications, it is recommended to perform software zero-point calibration and gain error calibration. With system-level calibration, the total error can also be reduced significantly. The reduced error is calculated as Table 8.2.

Table 8.2 Total Error Calculation with Software Calibration (- 40°C to 85°C)

Error Component	Symbol	Equation	Error at Vin=±1V	Error at Vin=±0.1V
Input offset error	Error_Vos	$\text{Error\_Vos} = \frac{\text{TCV}_{\text{os}} \times \Delta T}{V_{\text{IN}}} \times 100\%$ $= \frac{10\mu\text{V}/^\circ\text{C} \times 65^\circ\text{C}}{V_{\text{IN}}} \times 100\%$	±0.065%	±0.65%
Gain error	Error_EG	$\text{Error\_E}_G = \text{TCE}_G \times \Delta T = \pm 45\text{ppm}/^\circ\text{C} \times 65^\circ\text{C}$	±0.293%	±0.293%
Nonlinearity	Nonlinearity <sub>max</sub>	Nonlinearity <sub>max</sub> = ±0.04%	±0.04%	±0.04%
Total error	Total_Error	$\text{Total\_Error} = \sqrt{\text{Error\_Vos}^2 + \text{Error\_E}_G^2 + \text{Nonlinearity}_{\text{max}}^2}$	±0.302%	±0.714%

The maximum total error with and without calibration is show in Figure 8.3, considering 1V input as full load, NSI3612D can achieve <1% error at more than 10% load (Vin≥100mV) with software calibration, and <1% error at more than 20% load (Vin≥200mV) without software calibration.




Figure 8.3 Total Error Over -40°C to 85°C vs Input Voltage

#### 8.4. Isolated power

The NSI3612D integrates an isolated DC/DC power supply that includes the following components as shown in Figure 8.1:

- Low-side low-dropout regulator (LDO) to provide stable voltage for the input of the isolated DC/DC converter.
- Isolated DC/DC converter with the primary resonator and driver, an air-core transformer, and the secondary rectifier. The converter does not output a constant voltage and it is not recommended to drive additional load.
- High-side LDO to convert the isolated DC/DC converter output to a stable voltage and supply for the high-side signal circuitry. The high-side LDO can provide a limited current of 1mA for external load.

The isolated DC/DC power supply uses a spread spectrum clocking technique and optimized transformer design to improve the electro-magnetic interference (EMI) performance.

#### 8.5. Diagnostic Output

The open-drain diagnosis output DIAG helps confirm whether the device is in normal operation and simplifies system-level design and diagnostics. The DIAG pin needs to be connected to the pull-up supply through a resistor. If the device operates normally, the DIAG pin is in a high-impedance state and pulled up to high level externally. The DIAG pin is actively pulled low when the undervoltage of the integrated isolated power supply output ISO\_PO or the high-side LDO output LDO\_OUT is detected. The failsafe mode is activated correspondingly. The amplifier outputs a negative differential voltage  $V_{\text{FAILSAFE}}$ . The diagnostic output feature is only activated when the NSI3612D is properly powered on, which means the DIAG pin will not be pull down during power up procedure.

The DIAG pin can be floating if not used.




Figure 8.4 Typical Failsafe output

## 9. Application Note

### 9.1. Typical Application Circuit

The following key features make NSI3612D the ideal solution for isolated AC and DC voltage sensing applications.

- Reinforced isolation barrier supports a working voltage up to 1500Vrms, provide extremely high reliability for dangerous high voltage systems.
- Excellent common mode transient immunity (CMTI, 150kV/us typ) ensures the device to provide accurate and reliable measurements even in the presence of high-power switching.
- Isolated power supply integrated, reduces the need of external isolated high-side supply compared to traditional [NSI1312](#), simplifies design and reduces area.
- Excellent DC accuracy and low drift, high linearity over FSR, make sure the device can provide extremely high sensing accuracy.

The typical application circuit is shown in Figure 9.1. The output of the low-side LDO (LDO pin) need to be connected to the isolated power supply input (ISO\_PI pin). The isolated power supply output (ISO\_PO pin) need to be connected to the input of the high-side LDO (LDO\_IN pin). In this way, the high-side amplifier circuitry is powered by an isolated power supply. The necessary filter and bypass capacitors should be added to the device power supply, the isolated power supply input (ISO\_PI pin) and output (ISO\_PO pin), and the input of the high-side LDO (LDO\_IN pin).The recommended capacitance can refer to Figure 9.1.

The AC bus voltage is divided by a resistance network, and the divided voltage is applied to the differential input of the NSI3612D through a RC filter. Suggest to add >1kΩ resistor on the OUTP and OUTN pin to prevent output over-current. The differential output of the isolated amplifier is converted to a single-ended analog output with an operational-amplifier-based circuit. An analog-to-digital converter usually receives the analog output and converts to digital signal for controller processing.




Figure 9.1 Typical application circuit

### 9.2. High Voltage Dividing Resistor Selection

Two restrictions should be considered when choosing the proper value of the voltage-dividing resistors:

- The current through the resistor should be within its rated range. Using Ohm law to calculate the cross current ( $I_{cross} = V_{max}/R_{total}$ );
- The divided input voltage value should not exceed the linear input range of NSI3612D, in which case the output may be clipped.

### 9.3. Input RC Filter

For high voltage side design, the voltage of the frequency inverter is divided by a resistance network, and the divided voltage is applied to the input of the NSI3612D through a RC filter to ensure best performance. The RC filter is shown as  $R_{FLTN}$ ,  $R_{FLTP}$  and 100pF capacitor in Figure 9.1. The characteristics of this filter are dictated by the input topology and sensing frequency of the ADC, customers can adjust the filter design by demand.

A capacitor placed between INN and INP pins that filters out differential noise is called differential capacitor  $C_{diff}$ . Capacitors placed between INN/INP pins and GNDI that filter out common-mode noise are called common-mode capacitor  $C_{cm}$ .  $C_{diff}$  is suggested at least 10 times higher than  $C_{cm}$  to reduce the influence of common-mode capacitance error at different input pins, this prevents common-mode noise from being converted into differential noise due to component tolerances.  $C_{cm}$  is not necessary if the system common-mode noise is acceptable. The cut-off frequency of common-mode and differential filters are as below:

$$f_{CM} = \frac{1}{2\pi R_{FLT} C_{CM}}$$

$$f_{DIFF} = \frac{1}{2\pi (R_{FLTP} + R_{FLTN}) \left( C_{DIFF} + \frac{1}{2} C_{CM} \right)}$$

### 9.4. PCB Layout

There are some key guidelines or considerations for optimizing performance in PCB layout:

- The filter and bypass capacitors of VDD, ISO\_PO, ISO\_PI and LDO\_OUT pins should be placed as close as possible to the pins respectively. For multiple filter capacitors of the same pin, capacitors with smaller values should be placed closer to the pin to filter out high-frequency noise better. An additional 1~10μF capacitor may be used for the power supply pin VDD in noisy conditions.
- Kelvin rules is recommended for the connection between sense resistor to NSI3612D. Because of the Kelvin connection, any voltage drops across the trace and leads should have no impact on the measured voltage.
- Place the sense resistor close to the INP and INN inputs and keep the layout of both connections symmetrical and run very close to each other to the input of the NSI3612D. This minimizes the loop area of the connection and reduces the possibility of stray magnetic fields from interfering with the measured signal.

- To suppress radiation on the power lines, place Ferrite Beads respectively in series with the line of VDD and GND for filter. The ferrite Beads, together with decoupling capacitors, can filter and isolate noise well. In the layout area, the ferrite beads need to effectively separate the chip layout area from peripheral circuit without overlap in different PCB layers. Ferrite Beads can also be added in series with the differential input to suppress radiation on the input signal lines.
- Keep the trace lengths of the wiring as short as possible and don't place a ground plane in the high-voltage domain, which minimizes the antenna on this node to minimize radiated emissions.





Figure -9.2 PCB layout example of NSI3612D

### 10. Package Information



NOTE: This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

Figure 10.1 SOW16 package shape and dimension in millimeters




Figure 10.2 SOW16 Package Board Layout Example


## 11. Ordering Information

Part No.	Isolation Rating(kV)	Linear Input Range(V)	Moisture Sensitivity Level	Temperature	Automotive	Package Type	Package Drawing	SPQ
NSI3612 D-DSWR	5	-1 ~ 1	Level-3	-40 to 125°C	NO	SOP16 (300mil)	SOW16	1500

## 12. Documentation Support

Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSI3612D	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>


### 13. Tape and Reel Information




PRODUCT SPECIFICATIONS					
TAPE WIDTH	$\phi A$ $\begin{smallmatrix} +2 \\ -2 \end{smallmatrix}$	$\phi N$ $\begin{smallmatrix} +2 \\ -2 \end{smallmatrix}$	H1 $\begin{smallmatrix} +2 \\ -0 \end{smallmatrix}$	H2 $\begin{smallmatrix} +1 \\ -1 \end{smallmatrix}$	W $\begin{smallmatrix} +3.5 \\ -0.2 \end{smallmatrix}$
16MM	330	100	16.4	20.6	16.4

- NOTES:**
1. MATERIAL: DISSIPATIVE (BLACK)
  2. FLANGE WARPAGE: 3 MM MAXIMUM
  3. ALL DIMENSIONS ARE IN MM
  4. ESD - SURFACE RESISTIVITY: 10 TO 10 OHMS/SQ
  5. GENERAL TOLERANCE:  $\pm 0.25$  MM

Figure 13.1 Reel Information



1. 10 sprocket hole pitch cumulative tolerance ±0.20 .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy .
4. All dimensions meet EIA-481 requirements.
5. Thickness : 0.30±0.05mm.
6. Packing length per 22" reel : 378 Meters.(復巻 N=122)
7. Component load per 13" reel : 1000 pcs.
8. Surface resistivity :  $10^5 \sim 10^{10} \Omega/\square$



W	16.00±0.20
A0	10.75±0.10
B0	10.70±0.10
K0	2.80±0.10
K1	2.50±0.10




Figure 13.2 Tape Information of SOP16(300mil)

## 14. Revision History

Revision	Description	Date
1.0	Initial Version.	2025/10/31

## **IMPORTANT NOTICE**

The information given in this document (the "Document") shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE's products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE's products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an "AS IS" basis, and is intended only for skilled developers designing with NOVOSENSE's products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE's products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE ([www.novosns.com](http://www.novosns.com)).

**Suzhou NOVOSENSE Microelectronics Co., Ltd**