

## Product Overview

The NCA9546 is a quad bidirectional translating switch controlled via the I<sup>2</sup>C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active-low reset (/RESET) input allows the NCA9546 to recover from a situation in which one of the downstream I<sup>2</sup>C buses is stuck in a low state. Pulling /RESET low resets, the I<sup>2</sup>C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the VCC terminal can be used to limit the maximum high voltage, which will be passed by the NCA9546. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O terminals are 5.5 V tolerant.

## Key Features

- 1-of-4 Bidirectional Translating Switches
- I<sup>2</sup>C Bus and SMBus Compatible
- Active-Low Reset Input
- Three Address Terminals, Allowing up to Eight Devices on the I<sup>2</sup>C Bus
- Channel Selection via I<sup>2</sup>C Bus, in Any Combination
- Power-Up with All Switch Channels Deselected
- Low R<sub>ON</sub> Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power-Up
- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 1.7 V to 5.5 V

- 5.5 V Tolerant Inputs
- 0 to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA per JESD 78
- RoHS & REACH compliant
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## Applications

- Servers
- Routers (Telecom Switching Equipment)
- Factory Automation
- Products with I<sup>2</sup>C Slave Address Conflicts (e.g. Multiple, Identical Temp Sensors)

## Device Information

Part Number	Package	Body Size
NCA9546-DTSPR	TSSOP16	5.0mm*4.4mm
NCA9546-DQNPR	QFN16	4.0mm*4.0mm
NCA9546-DSPNR	SOP16	9.9mm*3.9mm

## Pin Configuration




Figure 1. NCA9546 pin configuration

**INDEX**

<b>1. PIN CONFIGURATION AND FUNCTIONS .....</b>	<b>3</b>
<b>2. ABSOLUTE MAXIMUM RATINGS .....</b>	<b>4</b>
<b>3. ESD RATING .....</b>	<b>4</b>
<b>4. RECOMMENDED OPERATING CONDITIONS .....</b>	<b>4</b>
<b>5. THERMAL INFORMATION .....</b>	<b>4</b>
<b>6. SPECIFICATIONS .....</b>	<b>5</b>
<b>6.1. ELECTRICAL CHARACTERISTICS .....</b>	<b>5</b>
<b>6.2. DYNAMIC CHARACTERISTICS .....</b>	<b>6</b>
<b>6.3. PARAMETER MEASUREMENT INFORMATION.....</b>	<b>7</b>
<b>7. DETAILED DESCRIPTION .....</b>	<b>8</b>
<b>7.1. OVERVIEW .....</b>	<b>8</b>
<b>7.2. FUNCTIONAL BLOCK DIAGRAM.....</b>	<b>8</b>
<b>7.3. FEATURE DESCRIPTION .....</b>	<b>9</b>
<b>7.4. DEVICE FUNCTIONAL MODES .....</b>	<b>9</b>
<b>7.5. PROGRAMMING .....</b>	<b>9</b>
<b>7.6. CONTROL REGISTER .....</b>	<b>11</b>
<b>7.7. CONTROL REGISTER DEFINITION.....</b>	<b>11</b>
<b>8. APPLICATION AND IMPLEMENTATION.....</b>	<b>12</b>
<b>8.1. TYPICAL APPLICATION .....</b>	<b>12</b>
<b>8.2. DESIGN REQUIREMENTS.....</b>	<b>13</b>
<b>8.3. DETAILED DESIGN PROCEDURE.....</b>	<b>13</b>
<b>8.4. NCA9546 APPLICATION CURVES .....</b>	<b>13</b>
<b>9. LAYOUT .....</b>	<b>14</b>
<b>9.1. LAYOUT GUIDELINES .....</b>	<b>14</b>
<b>10. PACKAGE INFORMATION .....</b>	<b>15</b>
<b>11. ORDER INFORMATION.....</b>	<b>19</b>
<b>12. DOCUMENTATION SUPPORT .....</b>	<b>19</b>
<b>13. TAPE AND REEL INFORMATION .....</b>	<b>20</b>
<b>14. REVISION HISTORY.....</b>	<b>23</b>

## 1. Pin Configuration and Functions




Figure 1.1 NCA9546 Package

Table 1.1 Pin Configuration and Description

Symbol	TSSOP16 Pin	SOP16 PIN	QFN16	Description
A0	1	1	15	Address input 0. Connect directly to VCC or ground.
A1	2	2	16	Address input 1. Connect directly to VCC or ground.
/RESET	3	3	1	Active-low reset input. Connect to VCC or $V_{DPU0}^1$ through a pull-up resistor if not used.
SD0	4	4	2	Serial data 0. Connect to $V_{DPU0}^1$ through a pul-up resistor.
SC0	5	5	3	Serial clock 0. Connect to $V_{DPU0}^1$ through a pull-up resistor.
SD1	6	6	4	Serial data 1. Connect to $V_{DPU1}^1$ through a pull-up resistor.
SC1	7	7	5	Serial clock 1. Connect to $V_{DPU1}^1$ through a pull-up resistor.
GND	8	8	6	Ground
SD2	9	9	7	Serial data 2. Connect to $V_{DPU2}^1$ through a pull-up resistor.
SC2	10	10	8	Serial clock 2. Connect to $V_{DPU2}^1$ through a pull-up resistor.
SD3	11	11	9	Serial data 3. Connect to $V_{DPU3}^1$ through a pull-up resistor.
SC3	12	12	10	Serial clock 3. Connect to $V_{DPU3}^1$ through a pull-up resistor.
A2	13	13	11	Address input 2. Connect directly to VCC or ground.
SCL	14	14	12	Serial clock line. Connect to $V_{DPUM}^1$ through a pull-up resistor.
SDA	15	15	13	Serial data line. Connect to $V_{DPUM}^1$ through a pull-up resistor.
VCC	16	16	14	Supply power

<sup>1</sup> $V_{DPUX}$  is the pull-up reference voltage for the associated data line.  $V_{DPUM}$  is the master I<sup>2</sup>C master reference voltage and  $V_{DPU0}$ – $V_{DPU3}$  are the slave channel reference voltages.

## 2. Absolute Maximum Ratings

Parameters	Symbol	Min	Max	Unit	Conditions
Supply Voltage	$V_{CC}$	-0.5	7	V	
Input/output Voltage	$V_I/V_O$	-0.5	7	V	
Input current	$I_I$		$\pm 25$	mA	
Output current	$I_O$		$\pm 25$	mA	$V_O < 0V$
Continuous current through VCC or GND	$I_{CC}$		$\pm 100$	mA	
Storage Temperature	$T_{stg}$	-65	150	$^{\circ}C$	

## 3. ESD rating

Ratings		Value	Unit
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD <ul style="list-style-type: none"> <li>All pins</li> </ul>	$\pm 2.0$	kV
	Charged device model (CDM), per AEC-Q100-011-RevB <ul style="list-style-type: none"> <li>All pins</li> </ul>	$\pm 1000$	V

## 4. Recommended Operating Conditions

Parameters	Symbol	Min	Max	Unit	Conditions
Supply voltage	$V_{CC}$	1.7	5.5	V	
High-level input voltage	$V_{IH}$	$0.7 \cdot V_{CC}$	6	V	SCL, SDA
		$0.7 \cdot V_{CC}$	$V_{CC} + 0.5$	V	A2, A1, A0, INT3–INT0, RESET
Low-level input voltage	$V_{IL}$	-0.5	$0.3 \cdot V_{CC}$	V	SCL, SDA
		-0.5	$0.3 \cdot V_{CC}$	V	A2, A1, A0, INT3–INT0, RESET
Operating free-air temperature	$T_A$	-40	105	$^{\circ}C$	

## 5. Thermal Information

Parameters	Symbol	TSSOP16	QFN16	SOP16	Unit
Junction-to-ambient thermal resistance	$\theta_{JA}$	115.3	40.6	158.7	$^{\circ}C/W$
Junction-to-case(top) thermal resistance	$\theta_{JC (top)}$	48.7	39.5	52.3	$^{\circ}C/W$
Junction-to-board thermal resistance	$\theta_{JB}$	66.4	39.2	53.6	$^{\circ}C/W$

## 6. Specifications

### 6.1. Electrical Characteristics

$V_{CC} = 1.7V$  to  $5.5V$ ;  $T_{amb} = -40^{\circ}C$  to  $+105^{\circ}C$ ; unless otherwise noted. Typical specification are at  $T_A=25^{\circ}C, V_{CC}=3.3V$

Parameters	Symb ol	Min	Typ	Max	Unit	Conditions
<b>Supply</b>						
Supply voltage Range	$V_{CC}$	1.7	-	5.5	V	
Power On Reset rising	$V_{PORR}$	-	1.15	1.4	V	no load; $V_I = V_{CC}$ or GND
Power On Reset falling	$V_{PORF}$	0.9	1.08		V	no load; $V_I = V_{CC}$ or GND
Supply current	$I_{CC}$	-	-	10	$\mu A$	Operating mode; $V_{CC} = 5.5 V$ ; $V_I = V_{CC}$ or GND; no load; $f_{SCL} = 100 kHz$
Standby current	$I_{stb}$	-	0.3	5	$\mu A$	Standby mode; $V_{CC} = 5.5 V$ ; $V_I = V_{CC}$ or GND; no load
<b>Input SCL; Input/Output SDA</b>						
LOW-level input voltage	$V_{IL}$	-0.5	-	$0.3 \cdot V_{CC}$	V	
HIGH-level input voltage	$V_{IH}$	$0.7 \cdot V_{CC}$	-	6	V	When $V_{CC}=1.7V-2.3V$ , the minimum value of $V_{IH}$ is $0.8 \cdot V_{CC}$
LOW-level output current	$I_{OL}$	2.5	15	-	$mA$	$V_{OL}=0.4V$
		4	20		$mA$	$V_{OL}=0.6V$
Input leakage current	$I_L$	-1	-	+1	$\mu A$	$V_I = V_{CC}$ or GND
Input capacitance	$C_i$	-	15		$pF$	$V_I = GND$
<b>Select inputs A0,A1,A2,RESET</b>						
LOW-level input voltage	$V_{IL}$	-0.5	-	$0.3 \cdot V_{CC}$	V	
HIGH-level input voltage	$V_{IH}$	$0.7 \cdot V_{CC}$	-	6	V	When $V_{CC}=1.7V-2.3V$ , the minimum value of $V_{IH}$ is $0.8 \cdot V_{CC}$
Leakage current	$I_L$	-1	-	1	$\mu A$	$V_I = V_{CC}$ or GND
Input capacitance	$C_i$	-	1.6	3	$pF$	$V_I = GND$
<b>Pass gate</b>						
On-state resistance	$R_{on}$	4	14	20	$\Omega$	$V_o=0.4 V, I_o = 15 mA, V_{CC} = 4.5V$
		5	16	25		$V_o=0.4 V, I_o = 15 mA, V_{CC} = 3V$
		6	19	30		$V_o=0.4 V, I_o = 10 mA, V_{CC} = 2.3V$
		10	28	40		$V_o=0.4 V, I_o = 10 mA, V_{CC} = 1.7V$
Switch output voltage	$V_{O(SW)}$		3.64		V	$V_{CC} = 5 V, I_{O(SW)} = -100\mu A$
		2.6		4.5		$V_{CC} = 4.5V$ to $5.5 V, I_{O(SW)} = -100\mu A$
			2.15			$V_{CC} = 3.3 V, I_{O(SW)} = -100\mu A$
		1.6		2.8		$V_{CC} = 3 V$ to $3.6 V, I_{O(SW)} = -100\mu A$
			1.46			$V_{CC} = 2.5 V, I_{O(SW)} = -100\mu A$
		1		1.9		$V_{CC} = 2.3 V$ to $2.7 V, I_{O(SW)} = -100\mu A$
			0.99			$V_{CC} = 1.8 V, I_{O(SW)} = -100\mu A$
	0.5		1.2	$V_{CC} = 1.7 V$ to $1.95 V, I_{O(SW)} = -100\mu A$		
Leakage current	$I_L$	-1	-	+1	$\mu A$	$V_I = V_{CC}$ or GND
Input/output capacitance	$C_{io}$	-	-	6	$pF$	$V_I = GND$

## 6.2. Dynamic Characteristics

Parameters	Symbol	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit
		Min	Max	Min	Max	
propagation delay	$t_{PD}^1$		0.3		0.3	ns
SCL clock frequency	$f_{SCL}$	0	100	0	400	kHz
bus free time between a STOP and START condition	$t_{BUF}$	4.7	-	1.3	-	$\mu$ s
hold time (repeated) START condition	$t_{HD;STA}^2$	4.0	-	0.6	-	$\mu$ s
set-up time for a repeated START condition	$t_{SU;STA}$	4.7	-	0.6	-	$\mu$ s
set-up time for STOP condition	$t_{SU;STO}$	4.0	-	0.6	-	$\mu$ s
data valid acknowledge time	$t_{VD;ACK}$		1		1	$\mu$ s
data hold time	$t_{HD;DAT}^3$	0	3.45	0	0.9	ns
data valid time(high to low)	$t_{VD;DAT}^4$		1		1	$\mu$ s
data valid time(low to high)			0.6		0.6	$\mu$ s
data set-up time	$t_{SU;DAT}$	250	-	100	-	ns
LOW period of the SCL clock	$t_{LOW}$	4.7	-	1.3	-	$\mu$ s
HIGH period of the SCL clock	$t_{HIGH}$	4.0	-	0.6	-	$\mu$ s
fall time of both SDA and SCL signals	$t_f$	-	300	20 + 0.1C <sub>b</sub> <sup>5</sup>	300	ns
rise time of both SDA and SCL signals	$t_r$	-	1000	20 + 0.1C <sub>b</sub> <sup>5</sup>	300	ns
pulse width of spikes that must be suppressed by the input filter	$t_{SP}$	-	50	-	50	ns
<b>/RESET</b>						
Low-level reset time	$T_{w(rst)L}$	4		4		ns
Reset time <sup>6</sup>	$t_{rst}$	500		500		ns
Recovery time to START condition	$t_{REC;STA}$	0		0		ns

<sup>1</sup>Pass gate propagation delay is calculated from the 20 $\Omega$  typical Ron and the 15 pF load capacitance.

<sup>2</sup>After this period, the first clock pulse is generated.

<sup>3</sup>A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the  $V_{IH(min)}$  of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

<sup>4</sup>Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.

<sup>5</sup>C<sub>b</sub> = total capacitance of one bus line in pF.

<sup>6</sup>The minimum Reset time of the ACK bit is 600ns.

6.3. Parameter Measurement Information




Figure 6.1 Definition of timing on I<sup>2</sup>C-bus




Figure 6.2 Definition of RESET timing





Figure 6.3 I<sup>2</sup>C-bus timing diagram



Definitions test circuit:

R<sub>L</sub> = Load resistance.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

R<sub>T</sub> = Termination resistance should be equal to the output impedance Z<sub>o</sub> of the pulse generator.

Figure 6.4 Test circuitry for switching times

## 7. Detailed Description

### 7.1. Overview

The NCA9546 is a 4-channel, bidirectional translating I<sup>2</sup>C switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SC0/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels. The device offers an active-low /RESET input which resets the state machine and allows the NCA9546 to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR) Both the RESET function and a POR will cause all channels to be deselected. The connections of the I<sup>2</sup>C data path are controlled by the same I<sup>2</sup>C master device that is switched to communicate with multiple I<sup>2</sup>C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0, A1 and A2 terminals), a single 8-bit control register is written to or read from to determine the selected channels and state of the interrupts. The NCA9546 may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.

### 7.2. Functional Block Diagram




Figure 7.1 NCA9546 Functional block

### 7.3. Feature Description

The NCA9546 is a 4-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The NCA9546 features I<sup>2</sup>C control using a single 8-bit control register in which the four least significant bits control the enabling and disabling of the 4 switch channels of I<sup>2</sup>C data flow.

The NCA9546 also be used for voltage translation, allowing the use of 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the NCA9546 can be reset to resume normal operation using the /RESET pin feature or by a power-on reset which results from cycling power to the device.

### 7.4. Device Functional Modes

#### /RESET Input

The /RESET input can be used to recover the NCA9546 from a bus-fault condition. The registers and the I<sup>2</sup>C state machine within this device initialize to their default states if this signal is asserted low for a minimum of  $t_{WL}$ .

All channels also are deselected in this case. /RESET must be connected to V<sub>CC</sub> through a pull-up resistor.

#### Power-On Reset

When power is applied to VCC, an internal power-on reset holds the NCA9546 in a reset condition until V<sub>CC</sub> has reached V<sub>PORR</sub>. At this point, the reset condition is released and the NCA9546 registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V<sub>CC</sub> must be lowered below at least V<sub>PORF</sub> to reset the device.

### 7.5. Programming

#### I<sup>2</sup>C Interface

The I<sup>2</sup>C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 7.2)




Figure 7.2 Bit Transfer

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 7.3).




Figure 7.3 Definition of Start and Stop Conditions

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 7.4).




Figure 7.4 System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 7.5). Setup and hold times must be taken into account.




Figure 7.5 Acknowledgment on the I<sup>2</sup>C Bus

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition. Data is transmitted to the NCA9546 control register using the write mode shown in Figure 7.6.




Figure 7.6 Write Control Register

Data is read from the NCA9546 control register using the read mode shown in Figure 7.7.




Figure 7.7 Read Control Register

### 7.6. Control Register

#### Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the NCA9546 is shown in Figure 7.8. To conserve power, no internal pull-up resistors are incorporated on the hardware-selectable address terminals, and they must be pulled high or low.




Figure 7.8 NCA9546 Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

#### Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the NCA9546, which is stored in the control register (see Figure 7.9). If multiple bytes are received by the NCA9546, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C bus.




Figure 7.9 Control Register

### 7.7. Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 6.1). After the NCA9546 has been addressed, the control register is written. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition must occur always right after the acknowledge cycle.

Table 7.1. Control Register Write (Channel Selection), Control Register Read (Channel Status)<sup>1</sup>

B7	B6	B5	B4	B3	B2	B1	B0	COMMAND
X	X	X	X	X	X	X	0	Channel 0 disable
							1	Channel 0 enable
X	X	X	X	X	X	X	0	Channel 1 disable
							1	Channel 1 enable
X	X	X	X	X	X	X	0	Channel 2 disable
							1	Channel 2 enable
X	X	X	X	0	X	X	X	Channel 3 disable
				1				Channel 3 enable
0	0	0	0	0	0	0	0	No channel selected, Power-up/reset default state

<sup>1</sup> Several channels can be enabled at the same time. For example, B3 = 0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 are 2 and enabled. Care should be taken not to exceed the maximum bus capacity.

## 8. Application and Implementation

Applications of the NCA9546 will contain an I<sup>2</sup>C (or SMBus) master device and up to four I<sup>2</sup>C slave devices. The downstream channels are ideally used to resolve I<sup>2</sup>C slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I<sup>2</sup>C master can move on and read the next channel.

In an application where the I<sup>2</sup>C bus will contain many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See Design Requirements and Detailed Design Procedure).

### 8.1. Typical Application

A typical application of the NCA9546 will contain anywhere from 1 to 5 separate data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU3}$ ). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage,  $V_{PASS} = V_{DPUX}$ . Once the maximum  $V_{PASS}$  is known,  $V_{CC}$  can be selected easily using Figure 8.1 In an application where voltage translation is necessary, additional design requirements must be considered (See Design Requirements).

Figure 8.1 shows an application in which the NCA9546 can be used.




Figure 8.1 Typical Application Schematic

### 8.2. Design Requirements

The A0, A1 and A2 terminals are hardware selectable to control the slave address of the NCA9546. These terminals may be tied directly to GND or VCC in the application.

If multiple slave channels will be activated simultaneously in the application, then the total I<sub>OL</sub> from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors, R<sub>p</sub>.

The pass-gate transistors of the NCA9546 are constructed such that the VCC voltage can be used to limit the maximum voltage that is passed from one I<sup>2</sup>C bus to another.

Figure 8.2 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the Electrical Characteristics section of this data sheet). In order for the NCA9546 to act as a voltage translator, the V<sub>pass</sub> voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V<sub>pass</sub> must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 8.2, V<sub>pass(max)</sub> is 2.7 V when the NCA9546A supply voltage is 4 V or lower, so the NCA9546A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 8.1).

### 8.3. Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors, R<sub>p</sub>, for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of V<sub>DPUV</sub>, V<sub>OL(max)</sub>, and I<sub>OL</sub>:

$$R_{p(\min)} = \frac{V_{DPUV} - V_{OL(\max)}}{I_{OL}} \quad (1)$$

The maximum pull-up resistance is a function of the maximum rise time, t<sub>r</sub> (300 ns for fast-mode operation, f<sub>scl</sub> = 400 kHz) and bus capacitance, C<sub>b</sub>:

$$R_{p(\max)} = \frac{t_r}{0.8473 \times C_b} \quad (2)$$

The maximum bus capacitance for an I<sup>2</sup>C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the NCA9546, C<sub>io(OFF)</sub>, the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

### 8.4. NCA9546 Application Curves






Figure 8.2 Pass-Gate Voltage (V<sub>pass</sub>) vs Supply Voltage (V<sub>CC</sub>) at Three Temperature Points



Standard mode (f<sub>scl</sub>=100kHz, t<sub>r</sub>=1μs); Fast mode: (f<sub>scl</sub>=400kHz, t<sub>r</sub>=300ns)

Figure 8.3 Maximum Pull-Up resistance (R<sub>p(max)</sub>) vs Bus Capacitance (C<sub>b</sub>)



VOL=0.2\*VDPUX, IOL=2mA when VDPUX<=2V; VOL=0.4V, IOL=3mA when VDPUX>2V

Figure 8.4 Minimum Pull-Up resistance (R<sub>p(min)</sub>) vs Pull-up reference voltage (V<sub>DPUX</sub>)

## 9. Layout

### 9.1. Layout Guidelines

For PCB layout of the NCA9546, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and terminals that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC terminal, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all VDPUX voltages and VCC could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V<sub>DPUM</sub>, V<sub>DPU0</sub>, V<sub>DPU1</sub>, V<sub>DPU2</sub>, and V<sub>DPU3</sub> may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SC<sub>n</sub>, SD<sub>n</sub> and INT<sub>n</sub>) should be as short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).




Figure 9.1 Typical Application PCB

10. Package Information






Figure 10.1 Package outline for TSSOP16



### LAND PATTERN EXAMPLE(mm)



### SOLDER MASK DETAILS

Figure 10.2 TSSOP16 Package Board Layout Example





Figure 10.3 Package outline for QFN16



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	---	1.750	---	0.069
A1	0.100	0.250	0.004	0.010
A2	1.400	1.500	0.055	0.059
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	9.800	10.200	0.386	0.402
e	1.270 (BSC)		0.050 (BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
theta	0°	8°	0°	8°

Figure 10.4 Package outline for SOP16


**11. Order information**

<i>Part Number</i>	<i>Temperature</i>	<i>MSL</i>	<i>Package Type</i>	<i>Package Drawing</i>	<i>Package Qty</i>
NCA9546-DTSPR	-40 to 105°C	2	TSSOP16	TSSOP16	3000
NCA9546-DQNPR	-40 to 105°C	3	QFN16	QFN16	2500
NCA9546-DSPNR	-40 to 105°C	3	SOP16 (150mil)	SOP16	4000

**12. Documentation Support**

<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>	<i>Isolator selection guide</i>
NCA9546	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

13. Tape and Reel Information



PRODUCT SPECIFICATIONS					
TAPE WIDTH	∅ A	∅ N	W1(+2/0)	W2(Max)	W3(Max)
12MM	330±2.0	100±1.0	12.4	18.4 $\triangle_B$	11.9/15.4
16MM	330±2.0	100±1.0	16.4	22.4 $\triangle_B$	15.9/19.4
24MM	330±2.0	100±1.0	24.4	30.4 $\triangle_B$	23.9~27.4

Figure 13.1 Reel Information




Figure 13.2 Tape and Reel Information of TSSOP16




Figure 13.3 Tape and Reel Information of QFN16




Figure 13.4 Tape and Reel Information of SOP16

## 14. Revision History

Revision	Description	Date
1.0	Initial version	2021/4/2
1.1	Supply voltage range changed	2021/11/11
1.2	Changed Control Register Definition. Update TSSOP16 Package Board Layout Example. Change Storage Temperature.	2022/3/24
1.3	Corrected timing information and added QFN16 and SOP16 package information	2024/4/11

## **IMPORTANT NOTICE**

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’ products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE ([www.novosns.com](http://www.novosns.com)).

**Suzhou NOVOSENSE Microelectronics Co., Ltd**