

Product Overview

The NCA1057-Q1 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The NCA1057-Q1 implements the CAN physical layer as defined in ISO 11898-2:2024 and SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s. The NCA1057-Q1 provides thermal protection and transmit data dominant time out function.

Key Features

- Fully compatible with the ISO11898-2 standard
- Ideal passive behavior to the CAN bus when the supply voltage is off
- I/O voltage range supports 1.8V, 3.3V and 5V MCU
- Power supply voltage
- V_{IO}: 1.7V to 5.5V
- V_{CC}: 4.5V to 5.5V
- Bus fault protection of -58V to +58V
- Short circuit protection
- Bus common-mode voltage of -12V to +12V
- Transmit data (TXD) dominant time out function
- Over temperature protection
- Data rate: up to 5Mbps
- Low loop delay: <250ns
- Operation temperature: -40°C to +125°C
- AEC-Q100 qualified for automotive, Grade 1
- RoHS & REACH compliant

Applications

- CAN bus standards such as CANopen, DeviceNet, NMEA2000, ARNIC825, ISO11783 and CANaerospace
- Highly loaded CAN networks down to 10 kbps networks
- Automotive gateway
- Body control modules
- Advanced Driver Assistance Systems (ADAS)
- Infotainment system

Device Information

Part Number	Package	Body Size
NCA1057-Q1SPR	SOP8	4.90mm × 3.90mm
NCA1057-Q1DNR	DFN8	3.00mm × 3.00mm
NCA1057N-Q1SPR	SOP8	4.90mm × 3.90mm
NCA1057N-Q1DNR	DFN8	3.00mm × 3.00mm
NCA1057-Q1SPRH	SOP8	4.90mm × 3.90mm
NCA1057-Q1DNRH	DFN8	3.00mm × 3.00mm
NCA1057N-Q1SPRH	SOP8	4.90mm × 3.90mm
NCA1057N-Q1DNRH	DFN8	3.00mm × 3.00mm

Functional Block Diagrams




Figure 1. NCA1057-Q1 Block Diagram




Figure 2. NCA1057N-Q1 Block Diagram

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS	4
3. EMC RATINGS	4
4. RECOMMENDED OPERATING CONDITIONS	5
5. THERMAL INFORMATION	5
6. SPECIFICATIONS	6
6.1. ELECTRICAL CHARACTERISTICS	6
6.2. SWITCHING ELECTRICAL CHARACTERISTICS	9
6.3. PARAMETER MEASUREMENT INFORMATION	10
7. FUNCTION DESCRIPTION	12
7.1. OVERVIEW	12
7.2. FUNCTIONAL BLOCK DIAGRAM	12
7.3. VIO SUPPLY PIN	13
7.4. DEVICE OPERATING MODES	13
7.4.1. Normal Mode	13
7.4.2. Silent Mode.....	13
7.5. FAIL-SAFE FEATURES	13
7.5.1. TXD Dominant Time-Out Function (TXD DTO).....	13
7.5.2. Internal Biasing of TXD and S Input Pins.....	13
7.5.3. Undervoltage Detection on Pins VCC and VIO.....	13
7.5.4. Unpowered Device	14
7.5.5. Over-Temperature Protection (OTP).....	14
7.5.6. Short Circuit Protection.....	14
8. APPLICATION NOTE	15
8.1. TYPICAL APPLICATION	15
9. PACKAGE INFORMATION	16
10. ORDERING INFORMATION	18
11. DOCUMENTATION SUPPORT	18
12. TAPE AND REEL INFORMATION	19
13. REVISION HISTORY	21

1. Pin Configuration and Functions




Figure 1-1 NCA1057(N)-Q1, SOP8 Package, Top view




Figure 1-2 NCA1057 (N)-Q1, DFN8 Package, Top view

Table 1-1 NCA1057-Q1 Pin Configuration and Description

NCA1057-Q1 PIN NO.	NCA1057N-Q1 PIN NO.	SYMBOL	FUNCTION
1	1	TXD	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
2	2	GND	Ground
3	3	VCC	Power Supply
4	4	RXD	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
5	\	VIO	Logic I/O supply voltage
\	5	NC	No connection
6	6	CANL	Low-level CAN bus line
7	7	CANH	High-level CAN bus line
8	8	S	S (silent mode) select pin (active high)

2. Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)^{[1][2]}.

Parameters	Symbol	Min	Max	Unit
Power Supply Voltage	VCC, VIO	-0.3	7	V
Logic I/O Voltage	TXD, RXD, S	-0.3	7	V
Maximum bus Pin Voltage	V _{CANH} , V _{CANL}	-58	58	V
Voltage between pin CANH and pin CANL	V _{CANH} - V _{CANL}	-58	58	V
Junction temperature	T _J	-40	150	°C
Storage Temperature	T _{stg}	-65	150	°C

^[1] Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to Absolute Maximum Rating condition for extended periods may affect device reliability.

^[2] All voltage values, except for "Voltage between pin CANH and pin CANL", are with respect to GND terminal.

3. EMC Ratings

Parameters	Ratings	Value	Unit	
Electrostatic discharge	Human Body Model (HBM), per AEC-Q100-002			
	● CANH and CANL, to GND	±8	kV	Not H Version
	● Other pins, to GND	±8	kV	
	Human Body Model (HBM), per AEC-Q100-002			
	● CANH and CANL, to GND	±6	kV	H Version
	● Other pins, to GND	±6	kV	
Electrical disturbances	Charged Device Model (CDM), per AEC-Q100-011			
	● All pins	±2	kV	
	Machine Model (MM), per JESD22-A115C			
	● All pins	±400	V	
	System, per IEC 61000 4 2 (150 pF, 330 Ω at pins CANH and CANL to GND)	±8.0	kV	Not H Version
	System, per IEC 61000 4 2 (150 pF, 330 Ω at pins CANH and CANL to GND)	±3.0	kV	H Version
Electrical transient conduction, per ISO 7637-2, on CANH and CANL				
	● Pulse 1	-100	V	
	● Pulse 2a	75	V	
	● Pulse 3a	-150	V	
	● Pulse 3b	100	V	

4. Recommended Operating Conditions

<i>Parameters</i>	<i>Symbol</i>	<i>Min</i>	<i>Typ</i>	<i>Max</i>	<i>Unit</i>
Power Supply Voltage	VCC	4.5	5	5.5	V
I/O Level-Shifting Voltage	VIO	1.7	3.3	5.5	V
Operating Temperature	T _{opr}	-40	-	125	°C

5. Thermal Information

<i>Parameters</i>	<i>Symbol</i>	<i>SOP8</i>	<i>DFN8</i>	<i>Unit</i>
IC Junction-to-Air Thermal Resistance	R _{θJA}	120	52.8	°C /W
Junction-to-case (top) thermal resistance	R _{θJC(top)}	57.8	58.9	°C /W
Junction-to-board thermal resistance	R _{θJB}	64.2	25.2	°C /W

6. Specifications

6.1. Electrical Characteristics

$V_{CC}=4.5V$ to $5.5V$, $V_{IO}=1.7$ to $5.5V$ ^[1], $T_a=-40^{\circ}C$ to $125^{\circ}C$. Unless otherwise noted, Typical values are at $V_{CC}=5V$, $V_{IO}=3.3V$, $R_L=60\Omega$, $T_a = 25^{\circ}C$.

Symbol	Parameters	Conditions	Min	Typ	Max	Unit
Supply; pin VCC						
V_{CC}	Supply voltage		4.5	-	5.5	V
I_{CC}	Supply current	Normal mode, recessive, $V_{TXD}=V_{IO}$ ^[2] , $V_S=0V$	-	5	7	mA
		Normal mode, dominant, $V_{TXD}=0V$	-	45	60	mA
		Normal mode, dominant, $V_{TXD}=0$, short circuit on bus lines, $-3V < (V_{CANH} = V_{CANL}) < 18V$	-	-	110	mA
		Silent mode, $V_{TXD}=V_{IO}$ ^[2]	-	-	2.5	mA
$V_{uvd(VCC)}$	Undervoltage detection voltage on pin VCC	Rising	4	4.26	4.5	V
		Falling	4	4.17	4.5	V
I/O level adapter supply; pin VIO; only for NCA1057-Q1						
V_{IO}	Supply voltage on pin VIO		1.7	-	5.5	V
I_{IO}	Supply current on pin VIO	Normal mode, recessive, $V_{TXD}=V_{IO}$	-	12	30	μA
		Normal mode, dominant, $V_{TXD}=0V$	-	120	320	μA
		Silent mode; $V_{TXD}=V_{IO}$	-	10	16	μA
$V_{uvd(VIO)}$	Undervoltage detection voltage on pin VIO	Rising	1.4	1.56	1.7	V
		Falling	1.4	1.50	1.7	V
Silent mode control input; pin S						
V_{IH}	High level input voltage	NCA1057-Q1	$0.7 \cdot V_{IO}$	-	$V_{IO}+0.3$	V
		NCA1057N-Q1	2.0	-	$V_{CC}+0.3$	V
V_{IL}	Low level input voltage	NCA1057-Q1	-0.3	-	$0.3 \cdot V_{IO}$	V
		NCA1057N-Q1	-0.3	-	0.8	V
I_{IH}	High level input current	$V_S=V_{IO}$	-1	-	15	μA
I_{IL}	Low level input current	$V_S=0V$	-1	-	1	μA
CAN transmit data input; pin TXD						
V_{IH}	High level input voltage	NCA1057-Q1	$0.7 \cdot V_{IO}$	-	$V_{IO}+0.3$	V
		NCA1057N-Q1	2.0	-	$V_{CC}+0.3$	V

Symbol	Parameters	Conditions	Min	Typ	Max	Unit
V _{IL}	Low level input voltage	NCA1057-Q1	-0.3	-	0.3*V _{IO}	V
		NCA1057N-Q1	-0.3	-	0.8	V
R _{pu}	Pull-up resistance		40	55	80	kΩ
C _i	Input capacitance	[3]	-	5	10	pF
CAN receive data output; pin RXD						
I _{OH}	High level output current	V _{RXD} = V _{IO} - 0.4V [2]	-10	-3	-1	mA
I _{OL}	Low level output current	V _{RXD} = 0.4V; bus dominant	1	3.5	10	mA
Bus lines; pins CANH and CANL; Driver						
V _{OH(D)}	CANH output voltage (Dominant)	V _{TXD} = 0V, R _L = 50Ω to 65Ω ^[4]	2.75	3.6	4.5	V
V _{OL(D)}	CANL output voltage (Dominant)	V _{TXD} = 0V, R _L = 50Ω to 65Ω ^[4]	0.5	1.4	2.25	V
V _{OH(R)}	CANH output voltage (Recessive)	Normal/ silent mode, no load ^[4]	2.0	0.5*V _c c	3.0	V
V _{OL(R)}	CANL output voltage (Recessive)	Normal/ silent mode, no load ^[4]	2.0	0.5*V _c c	3.0	V
V _{OD(D)}	Differential output voltage (Dominant)	Normal mode				
		R _L = 50Ω to 65Ω ^[4]	1.5	-	3.0	V
		R _L = 45Ω to 70Ω ^[4]	1.4	-	3.3	V
		R _L = 2240Ω ^[4]	1.5	-	5.0	V
V _{OD(R)}	Differential output voltage (Recessive)	Normal mode, no load ^[4]	-50	-	50	mV
V _{TXsym}	Transmitter voltage symmetry	V _{TXsym} = V _{CANH} + V _{CANL} , [3] f _{TXD} = 1MHz, R _L = 60Ω, C _{SPLIT} = 4.7nF, V _{CC} = 4.75V to 5.25V ^[4] [5]	0.9*V _{CC}	-	1.1*V _{CC}	V
I _{OSH(R)}	CANH short-circuit output current, recessive	Normal mode, V _{CANH} = V _{CANL} = -27V to 32V	-2	-	2	mA
I _{OSL(R)}	CANL short-circuit output current, recessive	Normal mode, V _{CANH} = V _{CANL} = -27V to 32V	-2	-	2	mA
I _{OSH(D)}	CANH short-circuit output current, dominant	Normal mode, V _{CANH} = -15V to 40V, CANL open ^[4]	-100	-	100	mA
I _{OSL(D)}	CANL short-circuit output current, dominant	Normal mode, V _{CANL} = -15V to 40V, CANH open ^[4]	-100	-	100	mA
Bus lines; pins CANH and CANL; Receiver						

Symbol	Parameters	Conditions	Min	Typ	Max	Unit
V _{ID(R)}	Differential input threshold voltage, recessive	Normal/ silent mode ^[4] -12V < V _{CANH} < 12V, -12V < V _{CANL} < 12V	0.5	-	0.9	V
V _{ID(D)}	Differential input threshold voltage, dominant	Normal/ silent mode ^[4] -12V < V _{CANH} < 12V, -12V < V _{CANL} < 12V	0.5	-	0.9	V
V _{hys}	Differential input hysteresis voltage	Normal/ silent mode -12V < V _{CANH} < 12V, -12V < V _{CANL} < 12V	-	50	100	mV
V _{RX(R)}	Receiver recessive voltage	Normal/ silent mode ^[3] -12V < V _{CANH} < 12V, -12V < V _{CANL} < 12V	-4	-	0.5	V
V _{RX(D)}	Receiver dominant voltage	Normal/ silent mode ^[3] -12V < V _{CANH} < 12V, -12V < V _{CANL} < 12V	0.9	-	9	V
I _{LKG(OFF)}	Power-off (unpowered) bus input leakage current	V _{CANH} = V _{CANL} = 5V, V _{CC} = V _{IO} = 0V ^[4]	-10	-	10	μA
R _i	Input resistance	-2V ≤ V _{CANH} ≤ 7V, -2V ≤ V _{CANL} ≤ 7V [4]	25	40	50	kΩ
R _{I(match)}	Input resistance matching	V _{CANH} = 5V, V _{CANL} = 5V, R _{I(match)} = 2 * (R _{CANH} - R _{CANL}) / (R _{CANH} + R _{CANL})	-3	-	3	%
R _{ID}	Differential input resistance	-2V ≤ V _{CANH} ≤ 7V, -2V ≤ V _{CANL} ≤ 7V, R _{ID} = R _{CANH} + R _{CANL} [4]	50	80	100	kΩ
C _i	Input capacitance to ground	CANH or CANL ^[3]	-	-	30	pF
C _{ID}	Differential input	[3]	-	-	15	pF
Temperature detection						
T _{SD}	Thermal shutdown threshold	[3]	-	193	-	°C
T _{SD(hys)}	Thermal shutdown hysteresis	[3]	-	11	-	°C

^[1] Only NCA1057-Q1 has a VIO pin. For NCA1057N-Q1, the VIO input is internally connected to VCC.

^[2] V_{IO} = V_{CC} for the version without VIO pin.

^[3] Not tested in production; guaranteed by design.

^[4] Required in ISO 11898-2-2024.

^[5] The test circuit used to measure the bus output voltage symmetry (which includes C_{SPLIT}) is shown in Figure 6-3.

6.2. Switching Electrical Characteristics

V_{CC} = 4.5V~5.5V, V_{IO} = 1.7~5.5V^[1], T_a = -40°C to 125°C. Unless otherwise noted, Typical values are at V_{CC} = 5V, V_{IO} = 3.3V, R_L = 60Ω, T_a = 25°C.

Symbol	Parameters	Comments	Min	Typ	Max	Unit
Driver						
t _{d(TXD-bus, dom)}	Delay time from TXD to bus dominant	Normal mode ^[3]	-	40	-	ns
t _{d(TXD-bus, rec)}	Delay time from TXD to bus recessive	Normal mode ^[3]	-	65	-	ns
t _{bit(bus)}	Transmitted recessive bit width	t _{bit(TXD)} = 500 ns	435	-	530	ns
		t _{bit(TXD)} = 200 ns	155	-	210	ns
Receiver						
t _{d(bus-RXD, dom)}	Delay time from bus to RXD dominant	^[3]	-	110	-	ns
t _{d(bus-RXD, rec)}	Delay time from bus to RXD recessive	^[3]	-	100	-	ns
t _{d(TXD-RXD, dom)}	Delay time from TXD to RXD dominant	Normal mode ^[3]	-	150	255	ns
t _{d(TXD-RXD, rec)}	Delay time from TXD to RXD recessive	Normal mode ^[3]	-	165	255	ns
t _{bit(RXD)}	Bit time on pin RXD	t _{bit(TXD)} = 500 ns	400	-	550	ns
		t _{bit(TXD)} = 200 ns	120	-	220	ns
CAN FD timing characteristics						
Δt _{rec}	Receiver timing symmetry	Δt _{rec} = t _{bit(RXD)} - t _{bit(bus)} ^[3]				
		t _{bit(TXD)} = 500 ns	-65	-	40	ns
		t _{bit(TXD)} = 200 ns	-45	-	15	ns
Dominant time-out time; pin TXD						
t _{to(dom)TXD}	TXD dominant time-out time	Normal mode ^[3]	0.8	2.8	5	ms

^[1] Only NCA1057-Q1 has a VIO pin. For NCA1057N-Q1, the VIO input is internally connected to VCC.

^[2] Not tested in production; guaranteed by design.

^[3] Required in ISO 11898-2-2024.

6.3. Parameter Measurement Information




Figure 6-1 Driver Test Circuit and Voltage Waveforms^[1]




Figure 6-2 Receiver Test Circuit and Voltage Waveforms




Figure 6-3 Transceiver Driver Symmetry Test Circuit




Figure 6-4 Loop Time Test Circuit and Voltage Waveforms




Figure 6-5 TXD Dominant Time-out Test Circuit and Voltage Waveforms




Figure 6-6 Driver Short-Circuit Current Test Circuit and Waveforms




Figure 6-7 $t_{bit(RXD)}$ Test Circuit and Waveforms^[1]

^[1] For NCA1057N-Q1, TXD high level is set as 2.0V instead; TXD low level, 0.8V instead.

7. Function Description

7.1. Overview

The NCA1057-Q1 is a CAN transceiver which fully compatible with the ISO11898-2 standard. The data rate of the NCA1057-Q1 is up to 5Mbps, and it can support up to 110 CAN nodes. Meanwhile, the maximum transmission rate of the CAN bus is limited by the bus load, the quantity of nodes, the cable length, and other factors. The NCA1057-Q1 has a $\pm 12V$ input common-mode range, enabling reliable communication between bus nodes with large ground potential deviations.

Comprehensive protection features are designed to enhance the device and network robustness in harsh operating conditions. The transmit data dominant time-out function prevents the bus from lock-up by the faults on micro-controller. Moreover, the NCA1057-Q1 provides thermal protection and short-circuit protection.

7.2. Functional Block Diagram




Figure 7-1 Block diagram of NCA1057-Q1

7.3. VIO Supply Pin

Two versions of the NCA1057-Q1 are available, only differing in the function of a single pin. Pin 5 is either a VIO supply pin or a NC pin.

Pin VIO should be connected to the microcontroller supply voltage (see Figure 8-1). This will adjust the signal levels of pins TXD, RXD and S to the I/O levels of the microcontroller.

For versions of the NCA1057N-Q1 without a VIO pin, the VIO input is internally connected to VCC. This sets the signal levels of pins TXD, RXD and S to levels compatible with 5 V microcontrollers.

7.4. Device Operating Modes

The device has two main operating modes: Normal mode and Silent mode. Operating mode is selected via the S input pin. Table 7-1 shows a description of the operating modes under normal supply conditions.

Table 7-1 Operating Modes

Mode	S pin	TXD pin	CAN driver	RXD pin
Normal	LOW	LOW	dominant	LOW
		HIGH	recessive	LOW when bus dominant
				HIGH when bus recessive
Silent	HIGH	X	recessive	LOW when bus dominant
				HIGH when bus recessive

7.4.1. Normal Mode

A LOW level on pin S selects Normal mode. In this mode, the transceiver can transmit and receive data via the bus lines CANH and CANL (see Figure 7-1). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible Electromagnetic Emission (EME).

After entering normal mode, it is recommended to firstly pull up TXD pin to a high level for at least 200ns before communications, for fear of unwanted TXD timeout caused by unstable TXD level during the power-on phase.

7.4.2. Silent Mode

A HIGH level on pin S selects Silent mode. In Silent mode, the transmitter is disabled, releasing the bus pins to recessive state. All other IC functions, including the receiver, continue to operate as in Normal mode. Silent mode can be used to prevent a faulty CAN

controller from disrupting all network communications.

7.5. Fail-safe features

7.5.1. TXD Dominant Time-Out Function (TXD DTO)

A 'TXD dominant time-out' timer circuit prevents the bus lines from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD.

If the duration of the LOW level on pin TXD exceeds the internal timer value $t_{to(dom)TXD}$, the transmitter is disabled, driving the bus lines into a recessive state. The timer is reset by a positive edge on pin TXD. The TXD dominant time-out time also defines the minimum possible bit rate of 10 kbit/s.

7.5.2. Internal Biasing of TXD and S Input Pins

Pin TXD has an internal pull-up to VIO to ensure a safe, defined state, in case the pin is left floating. Pin S, an internal pull-down to GND. Pull-up current in TXD and pull-down current in S flow in these pins in all states.

7.5.3. Undervoltage Detection on Pins VCC and VIO

The supply terminals have undervoltage detection that places the device in protected mode. This protects the bus during an undervoltage event on either the VCC or VIO supply terminals.

When VCC or VIO drop below their respective undervoltage detection levels, $V_{\text{uvd}(V_{\text{CC}})}$ and $V_{\text{uvd}(V_{\text{IO}})}$, the transceiver will switch off and disengage from the bus (zero load) until VCC and VIO have recovered.

Table 7-2 Undervoltage Lockout 5V Only Devices (NCA1057N-Q1)

VCC	Device State	Bus Output	RXD
$>UV_{VCC}$	Normal	Per TXD	Mirrors Bus ^[1]
$<UV_{VCC}$	Off	High Impedance	High Impedance

^[1] Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

Table 7-3 Undervoltage Lockout I/O Level Shifting Devices (NCA1057-Q1)

VCC	VIO	Device State	Bus Output	RXD
$>UV_{VCC}$	$>UV_{VIO}$	Normal	Per TXD	Mirrors Bus ^[1]
$<UV_{VCC}$	$>UV_{VIO}$	Off	High Impedance	High Impedance
$>UV_{VCC}$	$<UV_{VIO}$	Off	High Impedance	High Impedance
$<UV_{VCC}$	$<UV_{VIO}$	Off	High Impedance	High Impedance

^[1] Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

7.5.4. Unpowered Device

The device is designed to be 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains in operation. The logic terminals also have extremely low leakage currents when the device is unpowered to avoid loading down other circuits that may remain powered.

7.5.5. Over-Temperature Protection (OTP)

The output drivers are protected against over-temperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature T_{SD} , the output drivers will be disabled until the virtual junction temperature becomes lower than T_{SD} and TXD becomes recessive again. By including the TXD condition, the occurrence of output driver oscillation due to temperature drifts is avoided.

7.5.6. Short Circuit Protection

The current limiting circuit of the CANH and CANL can protect the transceiver from damage when they are short to GND or a supply voltage during communication. If the device heats up to over temperature threshold due to a continuous short on the CANH or CANL, the internal overtemperature protection switches off the bus transmitter.

8. Application Note

8.1. Typical Application

The NCA1057-Q1 requires a 0.1 μF bypass capacitors between VCC and GND. The capacitor should be placed as close as possible to the package. The Figure 8-1 and Figure 8-2 are the typical applications of NCA1057-Q1.




Figure 8-1 Typical CAN Bus Application Using 1.8V/3.3V CAN Controller






Figure 8-2 Typical CAN Bus Application Using 5V CAN Controller

9. Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.450	1.750	0.057	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

Figure 9-1 SOP8 Package Shape and Dimension



	SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS	A	0.80	0.85	0.90	
STAND OFF	A1	0	0.02	0.0500	
MOLD THICKNESS	A2	---	0.6	---	
L/F THICKNESS	A3	0.203 REF			
SIDE WETTABLE DEPTH	A4	0.075	---	0.18	
BODY SIZE	X	D			
	Y	E			
LEAD WIDTH	b	0.25	0.30	0.35	
LEAD PITCH	e	0.65 BSC			
EP SIZE	X	D2	1.5	1.6	1.7
	Y	E2	2.3	2.4	2.5
LEAD LENGTH	L	0.35	0.4	0.45	
SIDE WETTABLE WIDTH	L1	0.01	---	0.09	
LEAD TIP TO EXPOSED PAD EDGE	K	0.3 REF			
PACKAGE EDGE TOLERANCE	aaa	0.1000			
MOLD FLATNESS	ccc	0.1000			
COPLANARITY	eee	0.0800			
LEAD OFFSET	bbb	0.1000			
	ddd	0.0500			
EXPOSED PAD OFFSET	fff	0.1000			

Figure 9-2 DFN8 Package Shape and Dimension

10. Ordering Information

<i>Part Number</i>	<i>Operation Temperature</i>	<i>MSL</i>	<i>Package Type</i>	<i>SPQ</i>
NCA1057-Q1SPR	-40 to 125°C	3	SOP8	2500
NCA1057-Q1DNR	-40 to 125°C	2	DFN8	6000
NCA1057N-Q1SPR	-40 to 125°C	3	SOP8	2500
NCA1057N-Q1DNR	-40 to 125°C	2	DFN8	6000
NCA1057-Q1SPRH	-40 to 125°C	3	SOP8	2500
NCA1057-Q1DNRH	-40 to 125°C	2	DFN8	6000
NCA1057N-Q1SPRH	-40 to 125°C	3	SOP8	2500
NCA1057N-Q1DNRH	-40 to 125°C	2	DFN8	6000

11. Documentation Support

<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>
NCA1057-Q1	Click here	Click here	Click here

12. Tape and Reel Information





Figure 12-1 Tape Information of SOP8



W	E	F	D0	D1	P0	P2	10P0	P1	A0	A1	B0	B1	K0	K1	t
12.00 ± 0.10	1.75 ± 0.10	5.50 ± 0.10	1.55 ± 0.05	1.55 ± 0.05	4.00 ± 0.10	2.00 ± 0.10	40.00 ± 0.20	8.00 ± 0.10	3.30 ± 0.10	/	3.30 ± 0.10	/	1.10 ± 0.10	/	0.30 ± 0.05





Figure 12-2 Tape Information of DFN8



规格	A	B	C	D	E
12W	330±2.0	12.5±1.00	13.5±1.00	1.9±1.00	100±1.00
16W	330±2.0	16.5±1.00	13.5±1.00	1.9±1.00	100±1.00
24W	330±2.0	24.5±1.00	13.5±1.00	1.9±1.00	100±1.00
32W	330±2.0	32.5±1.00	13.5±1.00	1.9±1.00	100±1.00
44W	330±2.0	44.5±1.00	13.5±1.00	1.9±1.00	100±1.00

Figure 12-3 Reel Information of SOP8 and DFN8

13. Revision History

Revision	Description	Date
1.0	Initial Version.	2024/9/30
1.1	Add the description of short circuit protection, Add system-level ESD parameters and modified SOP8 carrier information	2024/12/24
1.2	Correct common mode voltage information error; Add H version device and update ESD parameters; Add DFN8 diagram in Figure1-2; Update Loop Time Voltage Waveforms in Figure 6-4	2026/03/24

IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis and is intended only for skilled developers designing with NOVOSENSE’ products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd