

Product Overview

NSM2016-Q1 is an integrated path current sensor with a very low on-resistance of 1.2mΩ, reducing heat loss on the chip.

NOVOSENSE innovative isolation technology and signal conditioning design can meet high isolation levels while sensing the current flowing through the internal Busbar. A differential Hall pair is used internally, so it has a strong immunity to external stray magnetic fields.

NSM2016-Q1 can support fixed output mode, which can reduce external common modes (such as temperature drift, etc.). Compared with the current sampling method of the Shunt+ isolated op amp, NSM2016-Q1 eliminates the need for the primary side power supply and has a simple and convenient layout. At the same time, it has extremely high isolation withstand voltage and Lifetime stability.

In high-side current monitoring applications, NSM2016-Q1 can reach a working voltage of 600Vpk, and it can withstand 6kV surge voltage without adding any protection devices.

Due to NSM2016-Q1 internal accurate temperature compensation algorithm and factory accuracy calibration, this current sensor can maintain good accuracy in the full temperature working range, and the customer does not need to do secondary programming or calibration.

NSM2016-Q1 provides overcurrent protection function.

Support 3.3V/5V power supply (different version).

Key Features

- High Bandwidth and Fast Response Time
- 380khz Bandwidth
- 1.5μS Response Time
- High-Precision Current Measurement
- Differential Hall Sets Can Immune Stray Field
- High Isolation Level That Meets UL Standards
- Withstand Isolation Voltage (VISO): 3000Vrms

- Maximum Surge Isolation withstand Voltage (VIOSM): 6kV
- CMTI > 100V/ns
- CTI (1)
- Creepage Distance/Clearance Distance: 4mm
- NOVOSENSE Innovative 'Spin Current' Technology Makes Offset Temperature Drift Very Small
- Fixed Output
- Fault Overcurrent Protection
- Working Temperature: -40°C ~ 125°C
- Primary Internal Resistance: 1.2mΩ
- SOIC8 Package
- UL62368/EN62368 Safety Certification
- ROHS Compliance
- AEC-Q100 Grade1



Applications

- Solar System
- Industrial Power Supply
- Motor Control
- OBC/DCDC/PTC Heater
- Charging Pile

Device Information

Part Number	Package	Body Size
NSM2016-Q1	SOIC8	4.9mm*3.9mm

Functional Block Diagrams




Figure 1. NSM2016-Q1 Block Diagram

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS	4
3. ESD RATINGS	4
4. ISOLATION CHARACTERISTICS	4
5. SPECIFICATIONS	5
5.1. COMMON CHARACTERISTICS (TA= -40°C TO 125°C, VCC = 5VOR3.3V, UNLESS OTHERWISE SPECIFIED)	5
5.2. NSM2016-50U5F-Q1SPR CHARACTERISTICS (TA= -40°C TO 125°C, VCC = 5V, UNLESS OTHERWISE SPECIFIED)	6
6. FUNCTION DESCRIPTION	8
6.1. OVERVIEW	8
6.2. NSM2016-Q1 F VERSION(FIXED OUTPUT)	8
6.3. OVERCURRENT FAULT PERFORMANCE	8
6.4. NSM2016-Q1 POWER-ON TIME WAVE	9
6.5. NSM2016-Q1 RISE TIME AND RESPONSE TIME WAVE	9
6.6. NSM2016-Q1 BANDWIDTH TEST	11
6.7. DEFINITION OF NSM2016-Q1 TERMS	12
7. APPLICATION NOTE	14
7.1. TYPICAL APPLICATION CIRCUIT	14
7.2. PCB LAYOUT	14
7.3. THERMAL EVALUATION	15
8. PACKAGE INFORMATION	16
9. ORDER INFORMATION.....	17
10. TAPE AND REEL INFORMATION	18
11. REVISION HISTORY.....	19

1. Pin Configuration and Functions




Figure 1.1 NSM2016-Q1 Package

Table 1.1 NSM2016-Q1 Pin Configuration and Description

NSM2016-Q1 PIN NO.	Symbol	Function
1-2	IP+	Current flows into the chip, positive direction
3-4	IP-	Current flows out of the chip, negative direction
5	GND	Ground
6	FAULT	Overcurrent Fault, Active low, Open Drain Output
7	VOUT	Output voltage
8	VCC	Power supply

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
V _{cc}	V _{cc}	-0.3		6.5	V	
V _{out}		-0.3		V _{cc} +0.3	V	
Others Pin ^[1]		-0.3		V _{cc} +0.3	V	
Storage Temperature	T _{Storage}	-40		150	°C	
Ambient Temperature	T _{operation}	-40		125	°C	
Junction Temperature	T _j	-40		150	°C	

3. ESD Ratings

Ratings		Value	Unit
Electrostatic Discharge	Human body model (HBM), per AEC-Q100-002-RevD ● All pins	±8	kV
	Charged device model (CDM), per AEC-Q100-011-RevB ● All pins	±2	kV

4. Isolation Characteristics

Parameters	Symbol	Rating	Unit	Comments
Surge Voltage	V _{surge}	6	kV	Based on IEC61000-4-5 1.2μs/50μs waveform
Dielectric Strength Test Voltage	V _{iso}	3000	V _{rms}	60s isolation voltage parameters, according to UL62368-1, 3.6kV/ 1s insulation performance will be tested before delivery, and partial discharge is verified to be less than 5pC
Working Voltage for Basic Isolation	V _{WVBI}	424	V _{rms}	Maximum approved working voltage for basic isolation according to UL60950-1 and UL62368-1
		600	V _{dc}	
Common-mode Transient Immunity	CMTI	>100	V/ns	The criterion for judging the failure is that the output peak is greater than 100mV and the duration is longer than 1μs
Creepage	Creepage	4	mm	Minimum Creepage
Clearance	Clearance	4	mm	Minimum Clearance
Comparative Tracking Index	CTI	>=600		CTI I

5. Specifications

5.1. Common Characteristics (TA= -40°C to 125°C, VCC = 5V or 3.3V, unless otherwise specified)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply Voltage	V _{CC}	3	3.3	3.6	V	3.3V version
		4.5	5	5.5	V	5V version
Supply Current	I _{CC}		12	15	mA	No load, V _{CC} =5V
			7.5	8	mA	No load, V _{CC} =3.3V
Primary Conductor Resistance	R _P		1.2		mΩ	T _A = 25°C
Power-On Time	T _{po}		1		ms	Recommend customer to read output after 1ms power-on time, before 1ms internal OTP is loading, T _A = 25°C
Output Capacitance Load ^{[1][2]}	C _L			10	nF	
Output Resistance Load ^{[1][2]}	R _L	10			kΩ	
Output Short Current	I _{short_Vout}		±25		mA	V _{out} is short to V _{CC} and short to GND, T _A = 25°C
Rail To Rail Output Voltage ^{[1][2]}	V _s	0.1		V _{CC} -0.1	V	T _A = 25°C, C _L =1nF, R _L =10kΩ to V _{CC} or GND
Common Mode Field Rejection ^{[1][2]}	CMFR		>40		dB	
Power Supply Rejection Ratio	PSRR		-50		dB	DC to 1 kHz, 100 mVpk-pk ripple around V _{CC} =5V, I _P =0A
Rise Time ^{[1][2]}	T _r		1		μs	T _A = 25°C, C _L =1nF, V _{CC} =5V, 50AB "F"Version
Propagation Delay ^{[1][2]}	T _{pd}		1		μs	T _A = 25°C, C _L =1nF, V _{CC} =5V, 50AB "F"Version
Response Time ^{[1][2]}	T _{response}		1.5		μs	T _A = 25°C, C _L =1nF, V _{CC} =5V, 50AB "F"Version
Bandwidth ^{[1][2]}	BW		380		kHz	-3dB bandwidth, T _A = 25°C, C _L =1nF, V _{CC} =5V, 50AB, "F"Version
Noise Density ^{[1][2]}	ND		120		μArms/√Hz	T _A = 25°C, C _L =1nF, V _{CC} = 5V
			140		μArms/√Hz	T _A = 25°C, C _L =1nF, V _{CC} = 3.3V

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Non-Linearity	E_{NL}		± 0.2		%	
Fault Pull-Up Resistance	R_{pu}	4.7		100	k Ω	
Overcurrent Threshold	I_{ft}		100		%I _{PR}	
Fault Hysteresis	I_{hys}		10		%I _{PR}	$T_A = 25^\circ\text{C}$, $C_L = 1\text{nF}$, NSM2016-50B5F, I_{ft} threshold=100%I _{PR}
Fault Response Time	T_{fr}		1.5		μs	The time from Overcurrent happened to Fault pin active low, 4.7 k Ω pull-up Resistance
Fault Error	E_{fault}		± 8		%I _{PR}	$T_A = 25^\circ\text{C}$, $C_L = 1\text{nF}$, NSM2016-50B5F, I_{ft} threshold=100%I _{PR}

[1]: Guarantee by design.

[2]: Guaranteed by Bench Validation.

[3]: The increase or decrease of data in 5.X will not send a PCN to the customer if the evaluation does not affect the customer's use.

5.2. NSM2016-50U5F-Q1SPR Characteristics ($T_A = -40^\circ\text{C}$ to 125°C , $V_{CC} = 5\text{V}$, unless otherwise specified)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Current Sensing Range	I_{pr}	0		50	A	
Sensitivity	Sens		80		mV/A	$I_{prmin} < I_{pr} < I_{prmax}$
Zero Current Output Voltage	V_{QVO}		0.5		V	$I_{pr} = 0\text{A}$
Sensitivity Error ^{[1][2]}	E_{sens}	-2		2	%	$T_A = 25^\circ\text{C} \sim 125^\circ\text{C}$
		-2		2	%	$T_A = -40^\circ\text{C} \sim 25^\circ\text{C}$
Offset Error ^[2]	V_{OE}	-10		10	mV	$T_A = 25^\circ\text{C} \sim 125^\circ\text{C}$, $I_{pr} = 0\text{A}$
		-10		10	mV	$T_A = -40^\circ\text{C} \sim 25^\circ\text{C}$, $I_{pr} = 0\text{A}$
Total Output Error ^[1]	E_{total}	-2		2	%	$T_A = 25^\circ\text{C} \sim 125^\circ\text{C}$
		-2		2	%	$T_A = -40^\circ\text{C} \sim 25^\circ\text{C}$
Sensitivity Error Lifetime Drift ^{[2][3]}	E_{sens_drift}	-2.3		2.3	%	After reliability test, $T_A = 25^\circ\text{C}$
Offset Lifetime Drift ^{[2][3]}	V_{OE_drift}	-12		12	mV	After reliability test, $T_A = 25^\circ\text{C}$
Total Output Error Lifetime Drift ^{[2][3]}	E_{total_drift}	-2.8		2.8	%	After reliability test, $T_A = 25^\circ\text{C}$

[1]: In production, total error and sensitivity error are measured and calculated at 20A, A single part will not have both the maximum/minimum sensitivity error and maximum/minimum offset voltage.

[2]: Min/Max value is the mean value +/-3sigma. According to the statistical law, 99.73% of the data is in this range Inside.

[3]: The reliability data is implemented in accordance with the AEC-Q100 standard. This item is derived from the experimental results with the largest change after the PC, HTS, HAST, UHAST, HTOL, TC and other test data required by AEC-Q100 Grade1 as a reference. This is the worst case.

*In the chapter 5, the increase or decrease of the material number and the tightening of the parameter range, NOVOSENSE reserves the right not to send PCN to the customer, unless the expansion of the parameter range affects the customer's use and product performance.

6. Function Description

6.1. Overview

NSM2016-Q1 current sensor can accurately measure AC/DC current while minimizing the overall measurement cost. Current sensors based on the Hall principle can be widely used in all current monitoring applications such as consumption, industry, and automotive. Compared with current transformers, the extremely small size of NSM2016-Q1 SOIC8 can help customers reduce the overall PCB area; compared to Shunt+isolated op amps, NSM2016-Q1 only needs low-voltage side power supply, reducing the inconvenience of isolated op amps requiring power supply for both high and low voltages. When using NSM2016-Q1, you only need to string the primary side pin into the measured current. According to the part of Maxwell equations about electricity and magnetism, a magnetic field will be generated around the energized conductor of the primary side. The Hall and conditioning amplifier circuits in NSM2016-Q1 will convert magnetic field into an output voltage, and the output voltage increases or decreases in proportion to the input current.

Benefiting from the typical value of the primary resistance of NSM2016-Q1 is only 1.2mohm, as long as the customer conducts a reasonable heat dissipation design, the temperature rise brought by the measurement of large current can be effectively reduced.

At the same time, NSM2016-Q1 uses dual Hall sampling internally, the common mode magnetic field brought by the outside world can be effectively reduced. According to the measured typical value, if the 100G common mode magnetic field acts vertically on the chip, it will only bring an error of less than 1G in the output. (Equivalent to input). Because NSM2016-Q1 has a good ability to resist common-mode magnetic fields, it can still maintain excellent performance in motor control or some harsh current measurement environments.

6.2. NSM2016-Q1 F Version(fixed output)

In some applications, the ADC and the current sensor do not share a power rail, so the sensor needs to have absolute sensitivity that does not vary with the power supply. The value of the sensing current can be obtained by $(V_{out} - \text{Offset}) / \text{Sensitivity}$. In practical applications, the measurement accuracy will not be affected by power supply changes.

6.3. Overcurrent Fault Performance

NSM2016-Q1 has overcurrent protect function. When the primary current exceeds the overcurrent threshold, the internal error comparator reverses, driving Open Drain Output to work, and the Fault pin is pulled down.

Overcurrent Fault is triggered when the primary current (positive or negative current) exceeds the overcurrent threshold set. Fault is cleared when the absolute value of the primary current is less than the current threshold set minus current hysteresis. T_{fr} is Fault Response time: the time from the primary current meets the overcurrent condition to Fault pin is pulled down. The timing of overcurrent protection is as follows:





Figure 6.1 NSM2016-Q1 Overcurrent Performance

6.4. NSM2016-Q1 Power-on time Wave

Yellow: VCC; Green: VOUT; Red: Fault




Note: The above waveform is obtained on NSM2016-50B5F-Q1SPR DUT.

6.5. NSM2016-Q1 Rise time and Response time wave


(1) Rise time

Yellow: primary current; Green: VOUT




(2) Response time

Yellow: primary current; Green: VOUT




(3) Propagation Delay time Yellow: primary current; Green: VOUT



Note: The above waveform is obtained on NSM2016-50B5F-Q1SPR DUT.

(4) Fault Response time Yellow: primary current; Green: VOUT



Note: The above waveform is obtained on NSM2016-10B5F-Q1SPR DUT.

6.6. NSM2016-Q1 Bandwidth Test

100Hz-400kHz input signal, -3dB Bandwidth : 380kHz.




Figure 6.2 NSM2016-Q1 Amplitude Frequency Response Curve




Figure 6.3 NSM2016-Q1 Phase Frequency Response Curve

Note: The above waveform is obtained on NSM2016-50B5F-Q1SPR DUT.

6.7. Definition of NSM2016-Q1 Terms

Power-on time (T_{po})

When the power supply climbs from 0 to the chip's working range, NSM2016-Q1 needs some time to establish the internal working logic. T_{po} time is defined as: the time from the power supply climbing to V_{ccmin} to the output reaching the steady state within $\pm 10\%$, As shown below:




Figure 6.4 NSM2016-Q1 Power-on Time

Rise time (T_r)

The time from 10% to 90% of the output signal is defined as the output rise time. For step input signals, there is such an approximate relationship between the rise time and bandwidth of the output signal: $f(-3dB) = 0.35/T_r$.

Propagation delay (T_{pd})

The time from 20% of the primary current to 20% of the output signal is defined as the output propagation delay time.

Response time ($T_{response}$)

The time from 90% of the primary current to 90% of the output signal is defined as the output response time.




Figure 6.5 NSM2016-Q1 response Time

Sensitivity and sensitivity error

Sensitivity is defined as the ratio of the output voltage proportional to the primary input current. Sensitivity is the slope of the curve in the figure below.




Figure 6.6 NSM2016-Q1 Sensitivity and error

The sensitivity error is defined as the deviation between the slope of the best-fit curve and the slope of the ideal curve. The slope of the best-fit curve comes from the measured value:

$$E_{sens} = \frac{(S_{fit} - S_{ideal})}{S_{ideal}} * 100\%$$

Offset error

The zero current output error is defined as the difference between the real output voltage(QVO)and the ideal output voltage(V_{ideal}) at the primary current is 0A. V_{ideal} here is $VCC/2$ or $0.1*VCC$, ($VCC=5V$ or $3.3V$, F version):

$$E_{offset} = QVO - V_{ideal}$$

Nonlinear error

The linearity error is defined as the error from the maximum deviation point of the best-fit curve to the full scale. The mathematical expression is as follows:

$$V_{NL} = V_{outmax} - (S_{fit} * I_{max} + QVO)$$

among them:

V_{outmax} is the output voltage furthest from the fitted curve;

I_{max} is the primary current farthest from the fitted curve;

Therefore, the nonlinear error can be mathematically expressed as the following formula:

$$E_{NL} = \frac{V_{NL}}{FS} * 100\%$$

Total error

The total error is defined as the error between the actual given current and the current measured by the chip, in other words, the difference between the actual output voltage and the ideal output voltage. It should be known that in different current ranges, the factors that dominate the total error are different. If it is under low current measurement, the zero point error is the main source of error; if under high current measurement, the total error caused by the zero point error is very small, and the dominant error is the sensitivity error.

$$E_{total}(I_{pr}) = \frac{V_{outideal}(I_{pr}) - V_{out}(I_{pr})}{FS}$$

7. Application Note

7.1. Typical Application Circuit




Figure 7.1 Typical Application Diagram of Fixed Output Mode

7.2. PCB Layout

For NSM2016-Q1 in high-current monitoring applications, a reasonable layout will make the system heat dissipation faster and better. The copper area on the NSM2016-Q1 Demo board is 21mm*18mm (very small copper area is used to illustrate the worse situation, rather than a large copper area), the top layer and the bottom layer are 2oz copper thick. Under this layout, after 30 minutes, after the 35A current stabilizes, the surface temperature of the chip is as shown in the lower right picture. The highest point temperature is around 70°C. Foreign competitors can reach 90°C under the same layout. The reason why NSM2016-Q1 is better than competitors for heat dissipation is due to the use of packaging materials with better heat dissipation coefficients. If customers want to achieve better heat dissipation, they can use multi-layer boards and thicken the copper thickness or use active heat dissipation solutions in the system, such as adding heat sinks and fans. If you need to use the NSM2016-Q1 Demo board to evaluate the performance of this current sensor, please contact NOVOSENSE sales team for support.




Figure 7.2 NSM2016-Q1 PCB Layout

7.3. Thermal Evaluation

The thermal evaluation experiment is tested at room temperature, which mainly illustrates the temperature rise of the NSM2016-Q1 current sensor under different currents. With these data and the above-mentioned layout guide, customers can design heat dissipation according to actual application requirements. The ambient temperature in this experiment is room temperature. The surface is mounted on the above Demo board for temperature rise test. There is no external active heat dissipation device (such as a fan, etc.). The relationship between junction temperature and time is measured. 20 minutes of temperature data are collected. Under normal circumstances, the temperature rise It is basically fixed in about 10 minutes, and the specific test data are as follows:




Figure 7.3 NSM2016-Q1 Junction temperature vs. Different continues current




Figure 7.4 NSM2016-Q1 Estimation function of junction temperature at different currents (PCB is in worst case)

It is important to note that the above temperature rise experiment data is only based on the Demo board, in order to reflect the relationship between NSM2016-Q1 current and temperature in a worst case. Customers can reduce the temperature rise of Tj by increasing or thickening the copper area of the PCB, using multi-layer boards, or adding active heat dissipation devices such as fans (Tj<150°C). If customers compare NSM2016-Q1 with other competing products, please refer to the same PCB design instead of using specially designed PCB provided by competing products. NOVOSENSE can provide a 8-pin general-purpose Demo board for comparison of temperature rises of competing products.

8. Package Information





Figure 8.1 SOIC8 Package Shape and Dimension in millimeters

9. Order Information



Part Number	Primary Current(A)	Power Supply(V)	Sensitivity (Mv/A)	MSL	MPQ	Package
NSM2016-50U5F-Q1SPR	50	5	80	2	2.5k	SOIC8

Naming Rules:

NSM2016-50B5F-DSPR



10. Tape and Reel Information



ARBOR HOLE
DETAIL A
SCALE : 3:1

PRODUCT SPECIFICATION						
TAPE WIDTH	∅A ±2.0	∅N ±2.0	W1	W2 (MAX)	W3	E (MIN)
08MM	330	178	8.4 ^{+1.5} / _{-0.0}	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 ^{+2.0} / _{-0.0}	18.4		5.5
16MM	330	178	16.4 ^{+2.0} / _{-0.0}	22.4		5.5
24MM	330	178	24.4 ^{+2.0} / _{-0.0}	30.4		5.5
32MM	330	178	32.4 ^{+2.0} / _{-0.0}	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10 ¹²	ANTISTATIC	ALL TYPES
B	10 ⁹ TO 10 ¹¹	STATIC DISSIPATIVE	BLACK ONLY
C	10 ⁵ & BELOW 10 ⁵	CONDUCTIVE (GENERIC)	BLACK ONLY
E	10 ⁹ TO 10 ¹¹	ANTISTATIC (COATED)	ALL TYPES

Note: MPQ(SOP8):2.5K




Figure 9.1 Tape and Reel Information of SOP8

11. Revision History

Revision	Description	Date
1.0	Released Version.	2024/11/11

IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’s products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd