

Product Overview

The NSI671x is a single channel reinforced isolated smart gate driver to drive IGBTs and SiC MOSFETs in many applications. It can source and sink 10A peak current. System robustness is supported by 150kV/us minimum common-mode transient immunity (CMTI).

The NSI671x includes crucial protection features such as DESAT, soft turn off, miller clamp, UVLO and ASC. UVLO and short circuit fault are reported through separate pins. ASC feature is designed to force output on in emergency, which supports system fault management.

NSI671x is suitable for high reliability, power density and efficiency switching power system.

Key Features

- 5.7kV_{RMS} withstand isolation voltage
- SiC MOSFETs and IGBTs up to 2121V_{pk}
- Driver side supply voltage: up to 33V with UVLO
- 10A peak source and sink output current
- High CMTI: $\pm 150\text{kV}/\mu\text{s}$
- Independent monitor status of device on FLT and RDY
- OUTH and OUTL split output
- fast response time of DESAT protection
- Internal miller clamp peak current up to 5.7A
- 80ns typical propagation delay
- Active pull-down feature
- 420 mA /135mA soft turn off current option
- Active short circuit protection, different control mode option on both sides.
- RoHS & REACH Compliant
- Lead-free component, suitable for lead-free soldering profile: 260°C, MSL3
- AEC-Q100 Qualified for Grade1: T_A from -40°C to 125°C

Safety Regulatory Approvals

- DIN EN IEC 60747-17(VDE 0884-17)
- CSA component notice 5A
- CQC certification per GB4943.1
- UL recognition: 5700V_{RMS}


Applications

- Traction Inverter for EVs
- On-board Charger and DC/DC Converter for HEV/EVs
- UPS and Power Supplies


Device Information

Part Number	PIN1	PIN16	STO current
NSI6711ASC-Q1SWR	ASC2	NC	420mA
NSI6711ALC-Q1SWR	ASC2	NC	135mA
NSI6713ASC-Q1SWR	ASC2	ASC1	420mA
NSI6713ALC-Q1SWR	ASC2	ASC1	135mA

Pin map



NSI6711ASC-Q1SWR/ NSI6711ALC-Q1SWR




NSI6713ASC-Q1SWR/ NSI6713ALC-Q1SWR


INDEX

1. ABSOLUTE MAXIMUM RATINGS	4
2. ESD RATINGS	4
3. RECOMMENDED OPERATING CONDITIONS	5
4. THERMAL INFORMATION	5
5. SPECIFICATIONS	6
5.1. DC ELECTRICAL CHARACTERISTICS	6
5.2. SWITCHING ELECTRICAL CHARACTERISTICS	10
6. HIGH VOLTAGE FEATURE DESCRIPTION	11
6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS	11
6.2. INSULATION CHARACTERISTICS FOR SOW16 PACKAGE	12
6.3. SAFETY LIMITING VALUES FOR SOW16 PACKAGE	13
6.4. REGULATORY INFORMATION FOR SOW16 PACKAGE	14
7. FUNCTION DESCRIPTION	15
8. FUNCTION DESCRIPTION	19
8.1. OVERVIEW	19
8.2. POWER SUPPLY	20
8.3. OUTPUT STAGE	20
8.4. V_{CC2} AND UNDER VOLTAGE LOCK OUT (UVLO)	20
8.5. ACTIVE PULL-DOWN	21
8.6. SHORT CIRCUIT CLAMPING	21
8.7. INTERNAL ACTIVE MILLER CLAMP	22
8.8. DESATURATION (DESAT) PROTECTION	23
8.9. SOFT TURN-OFF	23
8.10. FAULT REPORT	23
8.11. ASC PROTECTION	24
8.12. DEVICE FUNCTIONAL MODES	27
9. APPLICATION NOTE	29
9.1. TYPICAL APPLICATION CIRCUIT	29
9.2. DESIGN FOR IN+, IN- AND RST/EN	29
9.3. DESIGN FOR EN/RS , RDY AND FL	29
9.4. DESIGN FOR AUTOMATIC RESET CONTROL	30
9.5. PWM INTERLOCK PROTECTION	30
9.6. DESIGN FOR R_{ON} AND R_{OFF}	30
9.7. DESIGN FOR DESAT PROTECTION	31
9.8. DESIGN FOR EXTERNAL CURRENT BUFFER	31
9.9. PCB LAYOUT	31
10. PACKAGE INFORMATION	33
11. ORDERING INFORMATION	34
12. DOCUMENTATION SUPPORT	34
13. TAPE AND REEL INFORMATION	35
14. REVERSION HISTORY	38

PIN CONFIGURATION AND FUNCTIONS



NSI6711ASC-Q1SWR
NSI6711ALC-Q1SWR



NSI6713ASC-Q1SWR
NSI6713ALC-Q1SWR

Table 1.1 NSI671x Pin Configuration and Description

SYMBOL	PIN No.		FUNCTION
	NSI6711ASC NSI6711ALC	NSI6713ASC NSI6713ALC	
ASC2	1	1	Active Short Circuit pin in output side. If ASC is set to high, the OUTH pin will be forced to output high under the emergency
DESAT	2	2	Fast overcurrent and short circuit protection
GND2	3	3	Driver side ground pin
OUTH	4	4	Driver source output pin
V _{CC2}	5	5	Driver side positive supply pin
OUTL	6	6	Driver sink output pin
CLAMP	7	7	Internal active miller clamp to prevent false turn-on
V _{EE2}	8	8	Driver side negative supply pin
GND1	9	9	Input-side ground pin
IN+	10	10	Non-inverting gate driver control input
IN-	11	11	Inverting gate driver control input
RDY	12	12	Power good signal. Active low to report under voltage lock
FLT	13	13	Fault output pin. Active low to report overcurrent or short circuit
RST	14	14	Enable the device if this pin is set to high, or set low to reset the fault signal under DESAT condition
V _{CC1}	15	15	Input-side power supply
ASC1	/	16	Active Short Circuit pin in input side. If ASC is set to high, the OUTH pin will be forced to output high under the emergency
NC	16	/	No connection

1. Absolute Maximum Ratings

Parameters	Symbol	Min	Max	Unit
Driver Side Supply Voltage	$V_{CC2-V_{EE2}}$	-0.3	38	V
	$V_{CC2-GND2}$	-0.3	38	V
	$V_{EE2-GND2}$	-17.5	0.3	V
Output Signal Voltage - DC	$V_{OUTH}, V_{OUTL}, V_{CLAMP}$	$V_{EE2}-0.3$	V_{CC2}	V
Input Side Supply Voltage	V_{CC1}	-0.3	6	V
Input Signal Voltage - DC	$V_{IN+}, V_{IN-}, V_{RST}$	$GND1-0.3$	$V_{CC1}+0.3$	V
RDY, FLT (Input Side) voltage	V_{RDY}, V_{FLT}	$GND1-0.3$	V_{CC1}	V
DESAT input voltage	V_{DESAT}	$GND2-0.3$	$V_{CC2}+0.3$	V
ASC2 input voltage	V_{ASC2}	$GND2-0.3$	$GND2+6$	V
ASC1 input voltage	V_{ASC1}	$GND1-0.3$	$GND1+6$	V
FLT and RDY input current	I_{FLT}, I_{RDY}		20	mA
Operating Junction Temperature	T_J	-40	150	°C
Storage Temperature	T_{stg}	-65	150	°C

2. ESD Ratings

		Symbol	Value	Unit
Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	V_{ESD_HBM}	±3000	V
	Charged-device model (CDM), per AEC Q100-011	V_{ESD_CDM}	±1500	V

- 1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

3. Recommended Operating Conditions

Parameters	Symbol	Min	Max	Unit
Ambient Temperature	T_A	-40	125	°C
Input Side Supply Voltage	$V_{CC1-GND1}$	3	5.5	V
Driver Side Supply Voltage	$V_{CC2-GND2}$	13	33	V
Driver Side Supply Voltage	$V_{CC2-V_{EE2}}$	-	33	V
ASC (Reference to GND1 or GND2)	V_{ASC1}	GND1	GND1+5	V
	V_{ASC2}	GND2	GND2+5	V
IN+, IN-, $\overline{RST}/EN$ (Respect to GND1)	High level input voltage	$0.7 \times V_{CC1}$	V_{CC1}	V
	Low level input voltage	0	$0.3 \times V_{CC1}$	

4. Thermal Information

Parameters	Symbol	SOW16	Unit
Junction-to-ambient thermal resistance	$R_{\theta JA}$	67.6	°C/W
Junction-to-top characterization parameter	Ψ_{JT}	14.9	°C/W
Junction-to-board characterization parameter	Ψ_{JB}	30.4	°C/W
Junction-to-case(top) thermal resistance	$R_{JC(top)}$	29.7	°C/W

- 1) Standard JESD51-7 High Effective Thermal Conductivity Test Board (2S2P) in an environment described in JESD51-2a.
- 2) Standard JESD51-7 High Effective Thermal Conductivity Test Board (2S2P) by transient dual interface test method described in JESD51-14.
- 3) Obtained by Simulating in an environment described in JESD51-2a.

5. Specifications

5.1. DC Electrical Characteristics

All min and max specifications are at $T_A = -40^{\circ}\text{C}$ to 125°C . Typical values are tested at $V_{CC1} = 3.3\text{V}$ or 5V , $V_{CC2} = 15\text{V}$ or 33V , $V_{EE2} = \text{GND2}$.

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Input Side Supply						
Input side Supply Quiescent Current	I _{CC1}	2.5	3.5	4.5	mA	V _{CC1} =5V, OUT=High
		0.6	1.5	2.8		V _{CC1} =5V, OUT=Low
V _{CC1} UVLO Rising Threshold	V _{CC1_ON}	2.5	2.72	2.95	V	
V _{CC1} UVLO Falling Threshold	V _{CC1_OFF}	2.35	2.57	2.75		
V _{CC1} UVLO Hysteresis	V _{CC1_HYS}		0.15			
V _{CC1} UVLO deglitch time	t _{VCC1_FIL⁽¹⁾}		7		μs	
V _{CC1} UVLO on delay to output high	t _{VCC1H_OUT⁽¹⁾}		60			IN+=V _{CC1} IN-=GND1
V _{CC1} UVLO off delay to output low	t _{VCC1L_OUT⁽¹⁾}		5			
V _{CC1} UVLO on delay to RDY high	t _{VCC1H_RD_Y⁽¹⁾}		60			RST/EN=V _{CC1}
V _{CC1} UVLO off delay to RDY low	t _{VCC1L_RDY⁽¹⁾}		5			
Driver Side Supply						
Driver side Supply Quiescent Current	I _{CC2}	2	3.4	5.5	mA	V _{CC2} =15V, V _{EE2} =GND2, OUT=High
		1.8	2.6	4.7		V _{CC2} =15V, V _{EE2} =GND2, OUT=Low
V _{CC2} UVLO Rising Threshold	V _{CC2_ON}	10.5	12.1	13	V	
V _{CC2} UVLO Falling Threshold	V _{CC2_OFF}	9.9	11.1	11.8		
V _{CC2} UVLO Hysteresis	V _{CC2_HYS}		1			
V _{CC2} UVLO deglitch time	t _{VCC2_FIL⁽¹⁾}		4.9		μs	
V _{CC2} UVLO on delay to output high	t _{VCC2H_OUT⁽¹⁾}		14			IN+=V _{CC1} IN-=GND1
V _{CC2} UVLO off delay to output low	t _{VCC2L_OUT⁽¹⁾}		5.5			
V _{CC2} UVLO on delay to RDY high	t _{VCC2H_RD_Y⁽¹⁾}		18			RST/EN=V _{CC1} , DESAT=GND2
V _{CC2} UVLO off delay to RDY low	t _{VCC2L_RDY⁽¹⁾}		10			

Parameter	Symbol	Min	Typ	Max	Unit	Condition
RDY Reporting						
V _{CC2} UVLO RDY low minimum holding time	t _{RDY_HLD}	0.55		1	ms	
Open drain low output voltage	V _{RDY_L}			0.3	V	I _{SINK_RDY} =5mA
RDY open drain output on resistance	R _{ODON_RDY}		31		Ω	I _{SINK_RDY} =5mA
Input Pin Characteristic						
Logic High Input Threshold (IN+, IN-, RST)	V _{INH}	2.2	2.8	3.5	V	V _{CC1} =5V
Logic Low Input Threshold (IN+, IN-, RST)	V _{INL}	1.5	2.2	2.9	V	V _{CC1} =5V
Input Hysteresis Voltage (IN+, IN-, RST)	V _{hys_IN}		0.6		V	V _{CC1} =5V
IN+ Input Current	I _{IN+_H}		95		μA	V _{IN+} =5V
IN- Input Current	I _{IN-_L}		-95		μA	V _{IN-} =GND1
RST Input Current	I _{RST_H}		105		μA	V _{RST} =5V
IN+ pull down resistance	R _{IN+}		55		kΩ	
IN- pull up resistance	R _{IN-}		55			
RST pull down resistance	R _{RST}		50			
RST deglitch filter time for Enable/Shutdown	t _{min_RST}	28	40	60	ns	
RST deglitch filter time for Resetting FLT	t _{RST_FIL}	400	660	800	ns	
FLT Reporting						
Open drain low output voltage	V _{FLT_L}			0.3	V	I _{SINK_FLT} =5mA
FLT mute time	t _{FLT_MUTE}	0.55		1	ms	
FLT open drain output on resistance	R _{ODON_FLT}		31		Ω	I _{SINK_FLT} =5mA
Desaturation						
Blanking Capacitor Discharge Current	I _{DCHG}	20	43	60	mA	V _{DESAT} =6V
Blanking Capacitor Charge Current	I _{CHG}	430	510	570	μA	V _{DESAT} =2V
Detection Threshold	V _{DESAT_TH}	8.5	9.1	10	V	
Leading edge blank time	t _{DESAT_LEB(1)}		230		ns	
DESAT deglitch filter time	t _{DESAT_FIL}	50	160	230	ns	
DESAT sense to OUT(L) 90% delay	t _{DESAT_OFF}	150	230	300	ns	
DESAT sense to FLT low delay	t _{DESAT_FLT}		1.4		us	
ASC2 Pin Characteristic						
Logic High Input Threshold	V _{ASC2H}	2.7	2.8	3.2	V	
Logic Low Input Threshold	V _{ASC2L}	1.3	1.52	1.8	V	
ASC2 to output rising edge delay	t _{ASC2_r}	390	560	1100	ns	

Parameter	Symbol	Min	Typ	Max	Unit	Condition
ASC2 to output falling edge delay	t _{ASC2_f}	150	230	480	ns	
Output Pin Characteristic						
High Level Output Voltage	V _{OH}		V _{CC2} -0.1		V	I _{OUT} =-200mA, V _{IN+} =High, V _{IN-} =Low
Low Level Output Voltage	V _{OL}		40		mV	I _{OUT} =200mA, V _{IN+} =Low, V _{IN-} =Low
Output pull-up resistance	R _{OH}		0.7		Ω	I _{OUT} =-0.1A, V _{IN+} =High, V _{IN-} =Low
Output pull-down resistance	R _{OL}		0.4		Ω	I _{OUT} =0.1A, V _{IN+} =Low, V _{IN-} =High
High Level Peak Output Current	I _{OUTH} ⁽¹⁾		10		A	
Low Level Peak Output Current	I _{OUTL} ⁽¹⁾		10		A	
Clamp Threshold Voltage	V _{CLAMP-TH}	1.5	2.1	2.5	V	V _{CLAMP} falling, V _{IN+} =Low, V _{IN-} =Low
Clamp Delay	t _{DCLMP} ⁽¹⁾		70		ns	
Miller clamp pull down resistance	R _{clamp}		0.6		Ω	I _{CLAMP} =0.2A
Output low clamp current	I _{clamp} ⁽¹⁾		5.7		A	
Output low clamp voltage	V _{clamp_L}		60		mV	I _{CLAMP} =0.1A
OUT Short Circuit Clamping Voltage	V _{CLP_OUT}		V _{CC2} +1.3 5		V	V _{IN+} =High, V _{IN-} =Low, I _{OUTL} =0.5A, pulse width<10us
CLAMP Short Circuit Clamping Voltage	V _{CLP_CLAMP}		V _{CC2} +1.4			V _{IN+} =High, V _{IN-} =Low, I _{OUTH} =0.5A, pulse width<10us
			V _{CC2} +0.9			V _{IN+} =High, V _{IN-} =Low, I _{CLAMP} =20mA
OUT Active Pull-Down Voltage	V _{SD_OUT}	1.5	2.4	3		
NSI6711ASC-Q1SWR						
Soft turn off Characteristic						
Soft turn off current	I _{STO}	250	420	600	mA	
NSI6711ALC-Q1SWR						

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Soft turn off Characteristic						
Soft turn off current	I _{STO}	80	135	195	mA	
NSI6713ASC-Q1SWR						
ASC1 Pin Characteristic						
Logic High Input Threshold	V _{ASC1H}	2.7	3.1	3.5	V	VCC1=5V
Logic Low Input Threshold	V _{ASC1L}	1.5	1.9	2.3	V	VCC1=5V
ASC1 to output rising edge delay	t _{ASC1_r}	50	120	200	ns	
ASC1 to output falling edge delay	t _{ASC1_f}	50	150	250	ns	
Soft turn off Characteristic						
Soft turn off current	I _{STO}	250	420	600	mA	
NSI6713ALC-Q1SWR						
ASC1 Pin Characteristic						
Logic High Input Threshold	V _{ASC1H}	2.7	3.1	3.5	V	VCC1=5V
Logic Low Input Threshold	V _{ASC1L}	1.5	1.9	2.3	V	VCC1=5V
ASC1 to output rising edge delay	t _{ASC1_r}	50	120	200	ns	
ASC1 to output falling edge delay	t _{ASC1_f}	50	150	250	ns	
Soft turn off Characteristic						
Soft turn off current	I _{STO}	80	135	195	mA	

⁽¹⁾ Not test covered, guaranteed by characterization.

⁽²⁾ Not test covered, guaranteed by design.

5.2. Switching Electrical Characteristics

Typical values are at $V_{CC1}=5V$, $V_{CC2}=15V$, $V_{EE2}=GND2$. All min and max specifications are at $T_A=-40^{\circ}C$ to $125^{\circ}C$

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Minimum Pulse Width	t_{PWmin_IN+}	10	30	60	ns	
Output Rise Time	t_R		45		ns	$C_{LOAD}=10nF$
Output Fall Time	t_F		47		ns	
Propagation Delay	t_{pLH_IN+}	50	80	140	ns	$C_{LOAD}=0.1nF$
	t_{pHL_IN+}	50	90	140	ns	
Pulse Width Distortion $ t_{PHL}-t_{PLH} $	t_{PWD}			50	ns	
Common Mode Transient Immunity	$CMTI^{(1)}$	150			kV/ μs	

⁽¹⁾ Not test covered, guaranteed by characterization.

⁽²⁾ Not test covered, guaranteed by design.

6. High Voltage Feature Description

6.1. Insulation and Safety Related Specifications

Parameter	Symbol	SOW16	Unit	Comments
Minimum External Clearance	CLR	8.0	mm	IEC 60664-1:2007
Minimum External Creepage	CPG	8.0	mm	IEC 60664-1:2007
Distance Through Insulation	DTI	20	µm	Minimum internal gap
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I		

Description	Test Condition	Value
Overvoltage Category per IEC60664-1	For Rated Mains Voltage $\leq 150\text{Vrms}$	I to IV
	For Rated Mains Voltage $\leq 300\text{Vrms}$	I to IV
	For Rated Mains Voltage $\leq 600\text{Vrms}$	I to IV
	For Rated Mains Voltage $\leq 1000\text{Vrms}$	I to III
Climatic Classification		40/125/21
Pollution Degree per DIN VDE 0110		2

6.2. Insulation Characteristics for SOW16 Package

Description	Test Condition	Symbol	Value	Unit
Maximum Working Isolation Voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDb) test	V_{IOWM}	1500	V_{RMS}
	DC voltage		2121	V_{DC}
Maximum Repetitive Peak Isolation Voltage	AC voltage(bipolar)	V_{IORM}	2121	V_{PEAK}
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, $t_{ini} = 60s$, $V_{pd}(m)=1.2 \cdot V_{IORM}$, $t_m=10s$.	q_{pd}	<5	pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, $t_{ini}=60s$, $V_{pd}(m)=1.6 \cdot V_{IORM}$, $t_m=10s$			
	Method b, routine test (100% production) and preconditioning (type test); $V_{ini}=1.2 \cdot V_{IOTM}$, $t_{ini}=1s$ $V_{pd}(m)=1.875 \cdot V_{IORM}$, $t_m=1s$ (method b1) or $V_{pd}(m)=V_{ini}$, $t_m=t_{ini}$ (method b2)			
Maximum Transient Isolation Voltage	$t = 60s$	V_{IOTM}	8000	V_{PEAK}
Maximum impulse voltage	Tested in air, 1.2/50-us waveform per IEC62368-1	V_{IMP}	6250	V_{PEAK}
Maximum Surge Isolation Voltage	Test method per IEC60065, 1.2/50us waveform, $V_{TEST}=V_{IOSM} \times 1.6$	V_{IOSM}	10000	V_{PEAK}
Isolation Resistance	$V_{IO} = 500V$ at $T_A=T_S$	R_{IO}	$>10^9$	Ω
	$V_{IO} = 500V$ at $100^\circ C \leq T_A \leq 125^\circ C$		$>10^{11}$	Ω
	$V_{IO} = 500V$, $T_A=25^\circ C$		$>10^{12}$	Ω
Isolation Capacitance	$f = 1MHz$	C_{IO}	0.8	pF
UL1577				
Maximum Withstanding Isolation Voltage	$V_{TEST}= V_{ISO}$, $t = 60s$ (qualification); $V_{TEST}= 1.2 \times V_{ISO}$, $t = 1s$ (100%production)	V_{ISO}	5700	V_{RMS}

6.3. Safety Limiting Values for SOW16 Package

Description	Test Condition	Symbol	Value		Unit
Maximum Safety Temperature		T_s	150		$^{\circ}\text{C}$
Maximum Safety Power Dissipation	$R_{\theta JA}=67.6^{\circ}\text{C/W}$, $T_J=150^{\circ}\text{C}$, $V_{CC2}=20\text{V}$, $V_{EE2}=-5\text{V}$ $T_A=25^{\circ}\text{C}$	P_s	Total	1270	mW
Maximum Safety Current	$R_{\theta JA}=67.6^{\circ}\text{C/W}$, $V_{CC2}=15\text{V}$, $V_{EE2}=-5\text{V}$ $T_J=150^{\circ}\text{C}$, $T_A=25^{\circ}\text{C}$	I_s	Driver side	63.5	mA
	$R_{\theta JA}=67.6^{\circ}\text{C/W}$, $V_{CC2}=20\text{V}$, $V_{EE2}=-5\text{V}$ $T_J=150^{\circ}\text{C}$, $T_A=25^{\circ}\text{C}$		Driver side	51.2	




Figure 6.1 Thermal Derating Curve for Limiting Power per DIN VDE V 0884-11 for SOW16 Package

6.4. Regulatory Information for SOW16 Package

<i>UL</i>		<i>TUV</i>	<i>CQC</i>
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1
Single Protection, 5700V _{RMS} Isolation Voltage	Single Protection, 5700V _{RMS} Isolation voltage	Reinforced Insulation V _{IORM} =2121V _{PEAK} , V _{IOTM} =8000V _{PEAK} ,	Reinforced Insulation
E500602		R50574061	CQC20001264939

7. Function Description




Figure 7.1 VCC1 OFF supply current vs temperature




Figure 7.2 VCC1 ON supply current vs temperature




Figure 7.3 VCC2 OFF supply current vs temperature




Figure 7.4 VCC2 ON supply current vs temperature




Figure 7.5 VCC1 UVLO+ vs temperature




Figure 7.6 VCC2 UVLO+ vs temperature




Figure 7.7 VCC2 operation current vs temperature




Figure 7.8 risetime vs temperature




Figure 7.9 fall time vs temperature




Figure 7.10 t_{PLH_IN+} vs temperature




Figure 7.11 t_{PHL_IN+} vs temperature




Figure 7.12 Active pulldown voltage vs temperature




Figure 7.13 short circuit clamp vs temperature




Figure 7.14 miller clamp threshold vs temperature




Figure 7.15 peak miller clamp current vs temperature




Figure 7.16 DESAT threshold vs temperature




Figure 7.17 DESAT charge current vs temperature




Figure 7.18 DESAT discharge current vs temperature




Figure 7.19 DESAT LEB time vs temperature




Figure 7.20 DESAT to OUT delay vs temperature




Figure 7.21 DESAT to FLT delay vs temperature




Figure 7.22 DESAT deglitch time vs temperature

8. Function Description

8.1. Overview

The NSI671x is a highly reliable power transistor gate driver. It can source and sink 10A peak current, which is suitable for driving MOSFET, IGBT, or SiC MOSFET. The NSI671x is available in SOW16 package, which can support 5700V_{RMS} isolation per UL1577. System robustness is supported by 150kV/us minimum common-mode transient immunity (CMTI).

Besides, the NSI671x includes crucial protection features such as miller clamp, DESAT short circuit detection and soft turn off. UVLO and short circuit fault are reported through separate pins. ASC feature is designed to force output ON in emergency, which supports system fault management.

The isolation barrier inside NSI671x is based on the capacitive isolation. The modulation uses OOK modulation technique with key benefits of high noise immunity and low radiation EMI. The digital signal is modulated with RF carrier generated by the internal oscillator at the transmitter side, then it is transferred through the capacitive isolation barrier and demodulated at the receiver side.

The functional block diagram of NSI671x is shown. Two input pins with non-inverting and inverting logic support interlock and shoot through protection. Low resistance of high side and low side MOSFET in the output stage ensures high driving capability. Split outputs can control the rise and fall time individually. Active pull-down and short circuit clamping features are implemented to protect power transistor.

In summary, the NSI671x is suitable to replace source and sink reinforced gate driver in high reliability, power density and efficiency switching power system.




Figure 8.1 Functional Block Diagram

8.2. Power Supply

NSI671x supports bipolar power supply mode on the driver side. In the case of fast switching speed, the negative power supply is crucial to prevent false turning on from parasitic Miller capacitor.

8.3. Output Stage

NSI671x supports the split output, which means the rising time and falling time can be adjusted independently. The output voltage is switched between V_{CC2} and V_{EE2} . It can be controlled by $IN+$, $IN-$ and $\overline{RST}/EN$. The NSI671x has a P-channel MOSFET pulled up the OUTH pin when turning on external power transistor. The measurement result R_{OH} represents the on-resistance of P-channel MOSFET. The voltage and current of external power transistor drain to source or collector to emitter change during turn on. The pull-down structure of NSI671x is simply composed of an N-channel MOSFET with on-resistance of R_{OL} . The result is quite small, indicating the strong driving capability of NSI671x.




Figure 8.2 NSI671x output stage

8.4. V_{CC2} and Undervoltage Lock Out (UVLO)

To ensure correct switching, NSI671x is equipped with an under-voltage lockout for input and output power supply independently. V_{CC1} voltage should not fall below the UVLO threshold for normal operation, or the gate-driver output can become clamped low. Output supply UVLO is referred to GND2 pin. If V_{CC2} -GND2 falls below the UVLO threshold, OUTL of the gate-driver will be clamped low.

Local bypass capacitors should be placed between the V_{CC2} and GND2 pins, as well as the V_{CC1} and GND1 pins. A capacitor of 220nF to 10μF is recommended for device biasing. Additional 100nF capacitor in parallel with the device biasing capacitor is recommended for high frequency filtering. The capacitors should be positioned as close to the device as possible for better noise filtering. Low-ESR, ceramic surface-mount capacitors are recommended. The RDY pin will report a power good signal if the device is out of UVLO condition.




Figure 8.3 RDY vs V_{CC1} timing Diagram




Figure 8.4 RDY vs V_{CC2} timing Diagram

8.5. Active Pull-Down

The Active Pull-Down feature ensures a safe IGBT or MOSFET off-state if V_{CC2} is not connected to the power supply. When V_{CC2} is floating, the driver output is held low.

8.6. Short circuit Clamping

During a short circuit the gate voltage of IGBT or MOSFET tends to rise because of the feedback via the miller capacitance. The diode between OUTH/OUTL/CLAMP and V_{CC2} pins inside the driver limits this voltage when the output voltage is higher than the supply voltage. A maximum current of 500mA may be fed back to the supply through this path for 10 μ s. If higher currents are expected or tighter clamping is desired, external Schottky diodes may be added.




Figure 8.5 short circuit clamping

8.7. Internal Active Miller Clamp

Active miller clamp is used to prevent false turn on. After the external power transistor is turned off, the other one of the phase leg is turned on. The voltage of the drain-source or collector-emitter rises instantly. The dv/dt will cause a high current on miller parasitic capacitor. The voltage drops on the gate resistor possibly turn on the external power transistor unintentionally, which will cause catastrophic damage. To deal with that, NSI671x is equipped with a miller clamp pin. The clamp pin detects the gate voltage of IGBT or MOSFET. When the gate voltage is decreasing and reaches the V_{CLAMP_TH} , the clamp pin will be pulled down by the internal MOSFET, providing a low impedance path to avoid the false turn on. To be mentioned, the V_{CLAMP_TH} is referenced to V_{EE2} . In the situation of fast switching speed, the negative power supply is necessary to avoid false turn on.




Figure 8.6 Active Miller Clamp

8.8. Desaturation (DESAT) Protection

Desaturation protection is used to prevent the power transistor from a short circuit. The DESAT pin has a typical threshold voltage, which means the output will be driven low if DESAT pin reaches the DESAT threshold voltage. By default, the DESAT pin is pulled down by an internal MOSFET. The internal current source is designed to work only when the output is high level. There is a fixed leading edge blanking time to filter the overshoot when the external power transistor is turned on. The current source begins to charge after the internal leading edge blanking time.




Figure 8.7 DESAT Protection

8.9. Soft Turn-Off

The soft turn-off is designed to prevent the overshoot breakdown when DESAT protection is triggered. When the short circuit fault occurs, the external power transistor transits from the active region to ohmic region very quickly. The high di/dt may result in the overshoot voltage on the parasitic inductance of the emitter. Therefore, the device should be turned off in a soft manner. But the turn off speed should not be too slow. There is a balance between the overshoot and large energy dissipation. The value of soft turn off current is a compromising choice.

8.10. Fault Report

The $\overline{\text{FLT}}$ pin of NSI671x is used to report a warning signal if the fault is detected on DESAT. If the fault occurs, the $\overline{\text{FLT}}$ pin will be pulled down and held in low state for a mute time. During the mute time, NSI671x ignores any reset signal. After that, the $\overline{\text{FLT}}$ pin will be reset to high impedance status if the reset signal is checked. The $\overline{\text{RST/EN}}$ pin is pulled down to GND1 by an internal resistor, which means the device is disabled by default. Therefore, the $\overline{\text{RST/EN}}$ pin must be pulled up externally to enable the device. Timing diagram of fault report is shown below.




Figure 8.8 DESAT protection Timing Diagram

8.11. ASC Protection

If the active short circuit (ASC) pin is set to be high, the output will be high regardless of the input-side configuration. To be mentioned, the priority of ASC2 protection is higher than the V_{CC1} UVLO but lower than the V_{CC2} UVLO and DESAT protection. The priority of ASC1 protection is higher than the $\overline{EN}/\overline{RST}$, but lower than the V_{CC1} UVLO and output side function.




Figure 8.9 ASC2 protection with V_{CC1} UVLO Timing Diagram




Figure 8.10 ASC2 protection with V_{CC2} UVLO Timing Diagram




Figure 8.11 ASC1 protection with V_{CC2} UVLO Timing Diagram




Figure 8.12 ASC1 protection with DESAT protection Timing Diagram

8.12. Device Functional Modes

Table lists the common functional modes of the device.

Table8.1 NSI6713 function modes

Input		Output									
V _{CC1}	V _{CC2}	IN+	IN-	EN/RST	DESAT	ASC1	ASC2	RDY	FLT	OUTH/OUTL	CLAMP
PU	PD/OPEN	X	X	X	X	X	X	LOW	HIZ	LOW	LOW
PD	PU	X	X	X	X	X	LOW	LOW	HIZ	LOW	LOW
OPEN	X	X	X	X	X	X	LOW	HIZ	HIZ	LOW	LOW
PU	PU	X	X	LOW	X	LOW	LOW	HIZ	HIZ	LOW	LOW
PU	PU	LOW	X	HIGH	X	LOW	LOW	HIZ	HIZ	LOW	LOW
PU	PU	HIGH	LOW	HIGH	HIGH	X	X	HIZ	LOW	LOW	LOW
PU	PU	HIGH	LOW	HIGH	LOW	LOW	LOW	HIZ	HIZ	HIGH	HIZ
PU	PU	HIGH	HIGH	HIGH	X	LOW	LOW	HIZ	HIZ	LOW	LOW
PU	PU	X	X	X	LOW	HIGH	X	HIZ	HIZ	HIGH	HIZ
PU	PU	X	X	X	HIGH	HIGH	X	HIZ	LOW	LOW	LOW
PD	PU	X	X	X	X	X	HIGH	LOW	HIZ	HIGH	HIZ
OPEN	PU	X	X	X	X	X	HIGH	HIZ	HIZ	HIGH	HIZ
PU	PU	X	X	X	LOW	X	HIGH	HIZ	HIZ	HIGH	HIZ

Open: V_{CCx} <POR ; PU: V_{CCx}>V_{CCx} UVLO ; PD: POR < V_{CCx} <V_{CCx} UVLO ; X: Irrelevant ; HIZ :High impedance
 POR is around 1.8V.

Table8.2 NSI6711 function modes

Input		Output								
V _{CC1}	V _{CC2}	IN+	IN-	EN/RST	DESAT	ASC2	RDY	FLT	OUTH/OUTL	CLAMP
PU	PD/OPEN	X	X	X	X	X	LOW	HIZ	LOW	LOW
PD	PU	X	X	X	X	LOW	LOW	HIZ	LOW	LOW
OPEN	X	X	X	X	X	LOW	HIZ	HIZ	LOW	LOW
PU	PU	X	X	LOW	X	LOW	HIZ	HIZ	LOW	LOW
PU	PU	LOW	X	HIGH	X	LOW	HIZ	HIZ	LOW	LOW
PU	PU	HIGH	LOW	HIGH	HIGH	X	HIZ	LOW	LOW	LOW
PU	PU	HIGH	LOW	HIGH	LOW	X	HIZ	HIZ	HIGH	HIZ
PU	PU	HIGH	HIGH	HIGH	X	LOW	HIZ	HIZ	LOW	LOW
PU	PU	X	X	HIGH	LOW	HIGH	HIZ	HIZ	HIGH	HIZ
PU	PU	X	X	LOW	X	HIGH	HIZ	HIZ	HIGH	HIZ
PD	PU	X	X	X	X	HIGH	LOW	HIZ	HIGH	HIZ
OPEN	PU	X	X	X	X	HIGH	HIZ	HIZ	HIGH	HIZ

Open: V_{CCx} <POR ; PU: V_{CCx}>V_{CCx} UVLO ; PD: POR < V_{CCx} <V_{CCx} UVLO ; X: Irrelevant ; HIZ :High impedance
 POR is around 1.8V.

9. Application Note

9.1. Typical Application Circuit

Bypassing capacitors for V_{CC1} and V_{CC2} supplies are needed to achieve reliable performance. To filter noise, $0.1\mu\text{F}/50\text{V}$ ceramic capacitor is recommended to be placed as close as possible to NSI671x, both at V_{CC1} and V_{CC2} side. For V_{CC2} supply, additional $10\mu\text{F}/50\text{V}$ ceramic capacitor is recommended, to support high peak currents when turning on external power transistor. If the V_{CC1} or V_{CC2} power supply is located long distance from the IC, bigger capacitance is essential.

The input filter composed by R_{in} and C_{in} can be used if input PWM has ring due to long traces or bad PCB layout. However, it will introduce longer propagation delay.

A $5\text{k}\Omega$ resistor can be used as pull-up resistor for $\overline{\text{FLT}}$, RDY and $\overline{\text{RST/EN}}$ pins.




Figure 9.1 typical application

9.2. Design for IN+, IN- and $\overline{\text{RST/EN}}$

In the application with NSI671x, the noise from parasitic inductance and coupled capacitance cannot be ignored any more. To filter the noise, NSI671x is designed with a deglitch filter time. Besides, the external low pass filter can also be placed near the input pins. Low pass filter will increase the noise immunity and delay time, so it should be based on the requirements.

9.3. Design for $\overline{\text{EN/RST}}$, RDY and $\overline{\text{FLT}}$

$\overline{\text{EN/RST}}$ pin is used to enable the device and reset the fault signal. It is pulled down by default. $\overline{\text{FLT}}$ and RDY pin are open-drain output, which means they cannot work without externally pull-up resistor. In this application, a $4.7\text{k}\Omega$ pull-up resistor is recommended for RDY , $\overline{\text{FLT}}$ and $\overline{\text{EN/RST}}$ pin. A 100nF capacitor can be placed near the device if it is necessary.

9.4. Design for Automatic Reset Control

$\overline{\text{RST}}/\text{EN}$ pin has two functions. It is used to enable the device and reset the fault signal after DESAT is detected. The $\overline{\text{RST}}/\text{EN}$ pin is pulled down to GND by an internal resistor, so the $\overline{\text{RST}}/\text{EN}$ pin must be pulled up externally to enable the device.

After DESAT is detected, the FLT pin will be pulled down until the rising edge of the $\overline{\text{RST}}/\text{EN}$ pin is coming. To be mentioned, there is a FLT mute time, which means the reset signal must be held for at least $t_{\text{FLT_MUTE}}$.

NSI671x can be designed for automatic reset mode. $\overline{\text{RST}}/\text{EN}$ pin can be connected to IN+ directly when the PWM is applied to the IN+. In this mode, the PWM off time should be longer than the $t_{\text{FLT_MUTE}}$.




Figure 9.2 auto-reset control

9.5. PWM Interlock Protection

For applications to drive power transistors in half bridge configuration, two NSI671x can be used. NSI671x supports Interlock protection. If the controller has some mistakes, leading to negative dead time, the output PWM of NSI671x is adjusted to avoid power transistor shoot through.




Figure 9.3 interlock protection

9.6. Design for R_{on} and R_{off}

NSI671x features split output, so the turn on and turn off switching speed can be independently controlled. The turn on and turn off resistance determine the peak source and sink current, which can be estimated by the formula:

$$I_{\text{source}} = \min\left(\frac{V_{\text{CC2}} - V_{\text{EE}}}{R_{\text{ON}} + R_{\text{OH}} + R_{\text{Gint}}}, 10A\right)$$

$$I_{\text{sink}} = \min\left(\frac{V_{\text{CC2}} - V_{\text{EE}}}{R_{\text{OFF}} + R_{\text{OL}} + R_{\text{Gint}}}, 10A\right)$$

Where

R_{Gint} is the internal resistance of the SiC or IGBT.

9.7. Design for DESAT Protection

DESAT is used to protect the power semiconductor from overcurrent. When the voltage of DESAT is over the V_{DESAT_TH} , the block of soft turn off will be activated and the fault pin will be pulled down. For typical application, the crucial components required to build the DESAT circuit are the DESAT diode, DESAT resistor and the blank capacitor.

The DESAT diode function is to conduct forward current. To avoid the false detection caused by the reverse recovery spikes, a very fast reverse recovery time diode with small reverse parasitic capacitance is recommended. The DESAT detection threshold voltage of 9V can be reduced by the DESAT diode, which can be calculated as:

$$V_{DESAT} = V_{DESAT_TH} - V_F$$

The anti-parallel diode of IGBT has a large transient forward voltage of the diode, which may result in a large negative voltage spike on the DESAT pin, then it may draw a large current from driver. DESAT resistor is used to limit the current. A 1kΩ resistor is recommended to be added in series with the DESAT diode.

The DESAT fault detection should remain a short blanking time so that the collector voltage can fall below the V_{DESAT_TH} . This blanking time can make sure that there is no nuisance tripping during the IGBT turn-on. It is based on the blank capacitor, which can be estimated as:

$$t_{BLK} = \frac{C_{BLK} \times V_{DESAT_TH}}{I_{CHG}}$$

9.8. Design for External Current Buffer

Totem structure can be used as an external current buffer to increase the IGBT gate drive current, such as the NPN/PNP buffer shown as below. When the external buffer is used, the external components for soft turn off should be designed in addition. The capacitor is used to adjust the timing and the resistor ensure the sink current lower than the I_{OUTL} . Both resistor and capacitor can be estimated by the Equation below.

$$C_{STO} = \frac{I_{STO} \times t_{STO}}{V_{CC2} - V_{EE2}}$$

$$R_{STO} = \frac{V_{CC2} - V_{EE2}}{I_{OUTL}}$$

I_{STO} is the internal soft turn off current

T_{sto} is the expected timing





Figure 9.4 external current buffer

9.9. PCB Layout

Careful PCB layout is essential for optimal performance. Some key guidelines are:

- The bypass capacitors should be placed close to NSI671x, between V_{CC1} to GND1, V_{CC2} to GND2 and V_{EE2} to GND2.
- The decoupling capacitors of the input power supply should be connected to pin15 and pin9 through a dependent trace. The voltage spike on the parasitic inductance may affect the internal control logic.
- There is high switching current that charges and discharges the gate of external power transistor, leading to EMI and ring issues. The parasitic inductance of this loop should be minimized, by decreasing loop area and placing NSI671x close to power transistor.
- Place a large amount of copper connecting to V_{EE2} pin and V_{CC2} pin for thermal dissipation, with priority on V_{EE2} pin. If the system has multi-layers of V_{EE2} or V_{CC2} , use multiple vias of adequate size for connection.
- To ensure isolation performance between primary and secondary side, the space under the chip should keep free from planes, traces, pads or via.

10. Package Information



Dimensions shown in millimeters

Figure 10.1 SOW16 Package Shape and Dimension (ATX)




Figure 10.2 SOW16 Package Shape and Dimension (TongFu)

11. Ordering Information

<i>Part Number</i>	<i>PIN1 Feature</i>	<i>PIN16 Feature</i>	<i>Ambient Temperature</i>	<i>STO current</i>	<i>MSL</i>	<i>Category</i>	<i>MPQ</i>	<i>SPQ</i>	<i>Package Type</i>
NSI6711ASC-Q1SWR	ASC2	NC	-40°C to 125°C	420mA	3	Automotive	1000	1000	SOW16
NSI6713ASC-Q1SWR	ASC2	ASC1	-40°C to 125°C	420mA	3	Automotive	1000	1000	SOW16
NSI6711ALC-Q1SWR	ASC2	NC	-40°C to 125°C	135mA	3	Automotive	1000	1000	SOW16
NSI6713ALC-Q1SWR	ASC2	ASC1	-40°C to 125°C	135mA	3	Automotive	1000	1000	SOW16

12. Documentation Support

<i>Part Number</i>	<i>Product Folder</i>	<i>Datasheet</i>	<i>Technical Documents</i>	<i>Isolated Driver Selection Guide</i>
NSI671x-Q1	Click here	Click here	Click here	Click here

13. Tape and Reel Information






Figure 13.1 Reel Information (ATX)



1. 10 sprocket hole pitch cumulative tolerance ± 0.20 .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy .
4. All dimensions meet EIA-481 requirements.
5. Thickness : 0.30 ± 0.05 mm.
6. Packing length per 22" reel : 378 Meters.(N=122)
7. Component load per 13" reel : 1000 pcs.

Figure 13.2 SOW16 Tape Information (ATX)



Notes:

Material: Polystyrene (Black);


Flatness: Maximum allowable deviation: 3 mm;

Units: All dimensions are in millimeters (mm);

Surface Resistance: 10^5 to 10^{11} ohms per square (Ω/sq);

Unspecified Tolerances: ± 0.25 mm.

Figure 13.3 Reel Information (TongFu)



NOTES:

1. ALL DIMS IN MM
2. MATERIAL: CONDUCTIVE PS
3. The other tolerance not indicated are $\pm 0.1\text{mm}$
4. 10 sprocket hole pitch cumulative tolerance $\pm 0.20\text{mm}$
5. Carrier camber is within 1mm in 250mm
6. There must not be foreign body adhesion and the state of the surface must be excellent
7. Surface resistance $1 \times 10^5 \leq R_s < 1 \times 10^{11}$ OHMS
8. 17" PLASTIC-Reel
458-WSOP16-NT

Figure 13.4 SOW16 Tape Information (TongFu)




Figure 13.5 Quadrant Designation for Pin1 Orientation in Tape

14. Reversion History

Revision	Description	Date
1.0	Initial version	2025/3/28
1.1	1)Updated ordering information, which modified the moisture sensitivity level of the SOW16 package from MSL2 to MSL 3 because a new package supplier with MSL3 is added. 2) Updated the CQC certificate	2026/3/11

IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’s products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd