

Product Overview

The NSD8318 is a multi-channel half-bridge driver for automotive applications including HVAC flap DC motors, side mirror adjustment / fold motors, general relays, or other LEDs.

With the different connection configuration of half-bridge power stage outputs, the device can drive DC motors in simultaneous, sequential, or parallel mode. The outputs also support DC motor in forward, reverse, slow decay, and fast decay operation.

The device includes 8x internal high-precision configurable PWM generators, which allow for flexible control for LED dimming or motor current limitation during start up or stall condition.

The integrated serial peripheral interface (SPI) controls all outputs and provides diagnostic information including normal operation, POR, VM undervoltage/overvoltage, overcurrent, over temperature protection and open load status.

The device features sleep mode with low quiescent current when EN input is low or VDD falls below POR threshold.

Applications

- HVAC DC motors
- Side mirror adjustment and mirror fold
- Relays
- LEDs

Key Features

- 8x half bridge driver
 - 1A per HB channel, 3A max for all channel on
 - Half bridge output can be in parallel
- Wide 4.5V to 36V (configurable) operating voltage
- Very low quiescent sleep mode
- PWM mode with internal PWM generation on each channel
 - 8 PWM frequency options: 80/100/200/280/400/650/1000/2000Hz
 - Frequency accuracy $\leq 7\%$ in full temperature range
 - Duty cycle 8-bit resolution (1/255, $\sim 0.4\%$ duty)
- Integrated diagnosis and fault protection features
 - VM undervoltage & overvoltage protection (UV&OV)
 - Overcurrent / short circuit protection (OCP/SCP)
 - Over temperature warning & shutdown
 - Enhanced open load diagnosis for all HS and LS
 - All HS and LS with two selectable ON OPL thresholds
 - Support both ON-State and OFF-State OPL
 - Dedicated nFAULT indicator pin
- HB output Slew rate control two options: 0.6V/ μ s(default) / 2.5V/ μ s
- SPI interface for control and configuration
 - 5MHz, 16-bit SPI communication
 - Support daisy chain
- AEC - Q100 Grade1 Qualified
- RoHS & REACH Compliance

Device Information

Part Number	Package	Body Size
NSD8318-Q1HTSXR	HTSSOP24	7.80mm × 4.40mm
NSD8318-Q1HTSBR	HTSOP24	8.65mm × 3.90mm
NSD8318-Q1QANR	VQFN32	5.00mm × 5.00mm

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS	5
3. ESD RATINGS.....	5
4. RECOMMENDED OPERATING CONDITIONS	5
5. THERMAL INFORMATION.....	6
6. ELECTRICAL CHARACTERISTICS.....	6
7. FUNCTIONAL DESCRIPTION	13
7.1. FUNCTIONAL BLOCK DIAGRAM	13
7.2. VM & VM UV / OV PROTECTION.....	13
7.3. VDD.....	13
7.4. EN INPUT	13
7.5. HALF BRIDGE OUTPUT STAGE, OUT1 ~ OUT8.....	14
7.5.1. SPI CONTROL ON/OFF OPERATION	14
7.5.2. PWM CONTROL OPERATION.....	15
7.5.3. OUTPUT IN PARALLEL.....	16
7.6. HALF BRIDGE PROTECTION AND DIAGNOSIS.....	17
7.6.1. OVERCURRENT PROTECTION.....	17
7.6.2. OPEN LOAD IN ON STATE	18
7.6.3. OFF-STATE DIAGNOSIS	19
7.6.4. OVERTEMPERATURE.....	20
7.6.5. FAULT PROTECTION SUMMARY	20
7.7. SPI INTERFACE.....	22
7.7.1. FRAME LENGTH CHECK.....	22
7.7.2. ERROR FRAME	22
7.7.3. SPI FRAME STRUCTURE	22
7.7.4. PARALLEL AND DAISY CHAIN CAPABILITY	23
7.7.5. REGISTERS MAP	25
7.7.6. SPI – CONTROL AND STATUS REGISTERS.....	27
8. APPLICATION INFORMATION	47
8.1. APPLICATION DIAGRAM.....	47
9. PACKAGE INFORMATION.....	48
9.1. HTSSOP24 PACKAGE INFORMATION.....	48
9.2. HTSOP24 PACKAGE INFORMATION	49
9.3. VQFN32 PACKAGE INFORMATION.....	50
10. ORDERING INFORMATION	50
11. TAPE AND REEL INFORMATION	51
11.1. HTSSOP24 TAPE AND REEL INFORMATION.....	51
11.2. HTSOP24 TAPE AND REEL INFORMATION	52
11.3. VQFN32 TAPE AND REEL INFORMATION.....	53
12. REVISION HISTORY.....	54

1. Pin Configuration and Functions




Figure 1.1 NSD8318 HTSSOP24, HTSOP24 Package Pinout




Figure 1.2 NSD8318 VQFN32 Package Pinout

Table 1.1 NSD8318 Pin Description

Symbol	Pin No.		Type	Description
	HTSSOP	VQFN		
GND	1,13, 24	13, 14, 28,29	PWR	Pins for ground connection, all ground pins should be externally connected together.
OUT1	2	30	O	Half-bridge output1 pin.
OUT5	3	31	O	Half-bridge output5 pin.
OUT7	4	32	O	Half-bridge output7 pin.
SDI	5	2	I	SPI data input pin.
VDD	6	3	PWR	Logic supply input pin.
SDO	7	4	O	SPI data output pin.
EN	8	5	I	Driver enable input pin with internal pull down (active HIGH). If EN input pin is pulled low, all OUTx go to tri-state and device move to low-power sleep state.
NC	9,15, 17,18	1, 6, 7, 8, 11, 16, 17, 19, 22, 24, 25	-	Not connected
OUT6	10	9	O	Half-bridge output6 pin.
OUT4	11	10	O	Half-bridge output4 pin.
nFAULT	12	12	O	Fault alert indicator output (active LOW). Open drain structure requires external pull up resistor, typical 4.7Kohm can be used.
OUT3	14	15	O	Half-bridge output3 pin.
VM	16,21	18, 23	PWR	5V to 36V power supply. Connect a 0.1-μF bypass capacitor to ground, as well as sufficient bulk capacitor (>10μF) needs to guarantee VM pin voltage in maximum range. Put the 0.1uF and bulk capacitor (>10μF) close to the VM pin. Two VM pins should be externally connected together.
NCS	19	20	I	SPI chip selects input pin.
SCK	20	21	I	SPI clock input pin.
OUT8	22	26	O	Half-bridge output8 pin.
OUT2	23	27	O	Half-bridge output2 pin.
Thermal PAD	-	-	-	Thermal pad. Connect to board ground. For good thermal dissipation, use large ground planes on multiple layers, and multiple nearby vias connecting those planes.

2. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
VM	Power supply voltage	-0.3	40	V
VDD	Logic supply voltage	-0.3	6	V
V _{SDI} , V _{SDO} , V _{NCS} , V _{SCK} , V _{EN} , V _{nFAULT}	Logic input/output voltage (EN, SDI, SDO, NCS, SCK, nFAULT)	-0.3	VDD+0.3	V
V _{OUTX}	Output voltage (OUTx) DC condition	-0.3	40	V
	Output voltage (OUTx) AC condition, I _{OUT} = 1A for t<500ms	-1	40	V

3. ESD Ratings

Ratings		Value	Unit
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD		
	● All pins	±2.0	kV
	● VMx & VOUTx pins	±4.0	kV
	Charged device model (CDM), per AEC-Q100-011-RevB		
	● All pins	±500	V
	● Corner pins	±750	V

4. Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
VM	VM supply, normal voltage range	4.5		18	V
	VM supply, extended voltage range ⁽¹⁾	18		V _{ov}	V
	VM supply, over voltage range ⁽²⁾	V _{ov}		40	V
VDD	VDD supply voltage	3		5.5	V
V _{SDI} , V _{SDO} , V _{NCS} , V _{SCK} , V _{EN} , V _{nFAULT}	Logic input / output voltage	0		5.5	V

(1) Device is capable of full functional operation; however, parameter characteristic is not guaranteed, deviation is possible.

(2) No damage to device, and power stage will be disabled during overvoltage range. Full functional operation will resume when battery voltage returns to normal voltage range.

5. Thermal Information

Symbol	Parameter	Min	Typ	Max	Unit
Ta	Ambient operating ambient temperature	-40		125	°C
Tj	Junction temperature	-40		150	°C
Tstg	Storage temperature	-65		150	°C

Symbol	Parameter	HTSSOP24	HTSOP24	VQFN32	Unit
$\theta_{JC (top)}$	Thermal resistance, junction to case (top)	21.8	27.2	25.4	°C/W
$\theta_{JC (bot)}$	Thermal resistance, junction to case (bottom)	5.5	3.1	6.4	°C/W
θ_{JA}	Thermal resistance, junction to ambient, on 4-layer PCB based on JEDEC standard	30	27.6	34	°C/W

6. Electrical Characteristics

T_J = -40°C to 150°C, VM=4.5V to 18V, VDD=3V to 5V, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
POWER SUPPLY (VM)						
I _{VM}	VM operating supply current	VM = 13.5V, EN=HIGH, all output off		2	3	mA
		VM = 13.5V, EN=HIGH, all high side on		2.5	5	mA
I _{VM_SLEEP}	VM sleep current	VM = 13.5V, -40≤T _J ≤85°C, EN=LOW, total current of all VM pin		2	5	μA
V _{UV}	VM undervoltage threshold	VM falls until UVLO triggers	3.7	4	4.3	V
		VM rises until operation recovers	3.9	4.2	4.5	V
V _{UV_HYS}	VM undervoltage hysteresis			200		mV
t _{UV}	VM undervoltage deglitch time	Guaranteed by digital scan		10		μs
V _{ov}	VM overvoltage	VM increasing, switch off, OVP_H = 0	21	23	25	V
		VM decreasing, switch on, OVP_H = 0	19	21	23	V
		VM increasing, switch off, OVP_H = 1	31	34	36	V

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
		VM decreasing, switch on, OVP_H = 1	30	32	34	V
V _{OV_HYS}	VM overvoltage hysteresis			2		V
t _{OV}	VM overvoltage deglitch time	Guaranteed by digital scan		10		µs
VDD SUPPLY INPUT (VDD)						
I _{VDD}	Input current of VDD	EN = HIGH, all outputs off, SPI not active		0.5	1	mA
		EN = HIGH, SPI active 5MHz, all high side on		0.5	1.5	mA
I _{VDD_SLEEP}	Input current of VDD in sleep mode	EN=LOW, SPI inactive -40≤T _j ≤85°C		0.1	1	µA
V _{VDD_POR_H}	POR high threshold	VDD increasing	2.5	2.8	3.1	V
V _{VDD_POR_L}	POR low threshold	VDD decreasing	2.3	2.6	2.9	V
LOGIC CONTROL INPUT (EN, NCS, SDI, SCK)						
V _{IL}	Input logic low voltage				0.3*VDD	V
V _{IH}	Input logic high voltage		0.7*VDD			V
V _{HYS}	Input logic hysteresis			0.5		V
R _{PD}	Pulldown resistance	EN, SDI, SCK	50	100	150	kΩ
R _{PU}	Pullup resistance	NCS	50	100	150	kΩ
C _{IN} ⁽¹⁾	Input capacitance	NCS, SDI, SCK pin			15	pF
T _{Deglitch}	Deglitch filter on EN falling and rising			10	20	µs
T _{WAKE}	Wake-up time	After EN low to high			150	µs
NFAULT OUTPUT (OPEN DRAIN)						

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{OL_nFAULT}	Output low voltage	I _{OD} = 5mA			0.5	V
I _{LEAK_nFAULT}	Output high leakage current	V _{OD} = 5V	-1		1	μA
SDO OUTPUT (PUSH PULL)						
V _{OL_SDO}	SDO Output low voltage	I _{SDO} = 2mA			0.5	V
V _{OH_SDO}	SDO Output high voltage	I _{SDO} = -2mA	VDD-0.5			V
I _{LEAK_SDO}	SDO tristate leakage	NCS high, 0<V _{SDO} <VDD	-1		1	μA
C _{OUT} ⁽¹⁾	Output capacitance				30	pF
HALF BRIDGE OUTPUS (OUT1, OUT2, OUT3, OUT4, OUT5, OUT6, OUT7, OUT8)						
R _{DS(ON)}	High-side or Low-side FET on resistance	I = 0.5 A, T _j = 25°C		0.75	1	Ω
		I = 0.5 A, T _j = 150°C			1.5	Ω
I _{LEAK_HS}	HS OFF-state leakage	VOUTx = 0V, EN = HIGH	-5	-3	-	μA
		VOUTx = 0V, EN = LOW	-2	-1	-	μA
I _{LEAK_LS}	LS OFF-state leakage	VOUTx = 13.5V, EN = HIGH	-	1	2	μA
		VOUTx = 13.5V, EN = LOW	-	1	2	μA
t _{RISE} t _{FALL}	Output rise time	VM = 13.5 V, resistive load 100 ohm, HBx_SR = 0b		0.6		V/μs
	Output fall time High side or low side	VM = 13.5 V, resistive load 100 ohm, HBx_SR = 1b		2.5		V/μs
t _{PD}	Propagation delay (high side / low side ON/OFF)	HBx_SR = 0b		8		μs
		HBx_SR = 1b		2.5		μs
t _{DEAD}	Cross protection time, high to low / low to high	HBx_SR = 0b		28		μs
		HBx_SR = 1b		7		μs
PWM GENERATOR FREQUENCY						

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
f _{PWM}	PWM Generator frequency	PWMx_FREQ = 00b, PWMx_FREQ_ADD = 0b	74.4	80	85.6	Hz
		PWMx_FREQ = 01b, PWMx_FREQ_ADD = 0b	93	100	107	Hz
		PWMx_FREQ = 10b, PWMx_FREQ_ADD = 0b	186	200	214	Hz
		PWMx_FREQ = 11b, PWMx_FREQ_ADD = 0b	1860	2000	2140	Hz
		PWMx_FREQ = 00b, PWMx_FREQ_ADD = 1b	260.4	280	299.6	Hz
		PWMx_FREQ = 01b, PWMx_FREQ_ADD = 1b	372	400	428	Hz
		PWMx_FREQ = 10b, PWMx_FREQ_ADD = 1b	604.5	650	695.5	Hz
		PWMx_FREQ = 11b, PWMx_FREQ_ADD = 1b	930	1000	1070	Hz
OVERCURRENT PROTECTION						
I _{OC}	Over current threshold	Half bridge low side, OCPH_CONF = 0b	1	1.3	1.8	A
		Half bridge high side, OCPH_CONF = 0b	-1.8	-1.3	-1	A
		Half bridge low side, OCPH_CONF = 1b	1.3	1.8	2.5	A
		Half bridge high side, OCPH_CONF = 1b	-2.5	-1.8	-1.3	A
t _{OC}	OC deglitch filter time	OC_Filter bit = 000b		10		μs
		OC_Filter bit = 001b		5		
		OC_Filter bit = 010b		2.5		
		OC_Filter bit = 011b		1		
		OC_Filter bit = 100b		60		
		OC_Filter bit = 101b		40		
		OC_Filter bit = 110b		30		
		OC_Filter bit = 111b		20		
ON STATE OPEN LOAD DIAGNOSIS						
I _{OL}	Open load threshold	Half bridge low side, HBx_OPL_TH = 0b	5	10	15	mA
		Half bridge high side, HBx_OPL_TH = 0b	-15	-10	-5	mA

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t_{OL}	Open load filter time	HBx_OPL_TH = 0b, guarantee by digital scan	2	3	4	ms
I_{OL_LOW}	Low open load threshold	Half bridge low side, HBx_OPL_TH = 1b	0.5	1	2	mA
		Half bridge high side, HBx_OPL_TH = 1b	-2	-1	-0.5	mA
t_{OL_LOW}	Low open load filter time	HBx_OPL_TH = 1b, guarantee by digital scan	0.2	0.3	0.4	ms
OFF STATE OPEN LOAD DIAGNOSIS						
I_{PU}	Diag pull up current	HBx_IPUPD_MODE = 0b	133	220	320	μ A
	Diag pull up current	HBx_IPUPD_MODE = 1b	0.7	1	1.3	mA
I_{PD}	Diag pull down current	HBx_IPUPD_MODE = 0b	400	660	900	μ A
	Diag pull down current	HBx_IPUPD_MODE = 1b	2	3	4.5	mA
$V_{STA_HB_TH}$	Off state status threshold	OUTx pin	$0.54 \cdot V_{DD}$	$0.6 \cdot V_{DD}$	$0.66 \cdot V_{DD}$	V
THERMAL PROTECTION						
OT_{WARN}	Thermal warning temperature		140	160	180	$^{\circ}$ C
T_{HYS_OTW}	Thermal warning hysteresis			20		$^{\circ}$ C
OT_{SD}	Thermal shutdown temperature		160	180	200	$^{\circ}$ C
T_{HYS_OTSD}	Thermal shutdown hysteresis			20		$^{\circ}$ C
SPI AC TIMINGS						
T_{cll}	Minimum time CLK = LOW (5)	Application info	85			ns
T_{clh}	Minimum time CLK = HIGH (4)	Application info	85			ns

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
T_{pold}	Propagation delay (SCK to data at SDO active) (B)	Cload=30pF			30	ns
T_{lead}	CLK change L/H after NCS = LOW (2)	Application info	100			ns
T_{sdd}	SDI input setup time (CLK change H/L after SDI data valid) (F)	Application info	30			ns
T_{hold}	SDI input hold time (SDI data hold after CLK change H/L) (C)	Application info	30			ns
T_{sdlch}	CLK low before NCS low (1)	Application info	125			ns
T_{lag}	CLK low before NCS high (6)	Application info	100			ns
T_{hlch}	CLK high after NCS high	Application info	100			ns
T_{onncs}	NCS min high time (9)	Application info	1			µs
T_{pohdz}	NCS L/H to SDO @ high impedance (E)	Cload=30pF			75	ns
F_{CLK_SPI}	CLK frequency (50% duty cycle)	Application info			5	MHz

⁽¹⁾ Not test covered, guaranteed by design.




Figure 6.1 SPI timing diagram

7. Functional Description

7.1. Functional Block Diagram




Figure 7.1 NSD8318 Block Diagram

7.2. VM & VM UV / OV Protection

VM is the supply voltage, ranging from 4.5V to 36V with a typical value of 13.5V. It is recommended to put both 100nF ceramic and >10μF bulk electrolytic capacitor close to each VM pin.

When VM power supply pin voltage falls below the undervoltage threshold (V_{UV}) over 10μs typ. undervoltage deglitch time, half bridge outputs OUTx become OFF. When VM rise above the V_{UV} , the device automatically resumes operation.

When VM power supply pin voltage rises above the overvoltage threshold (V_{OV}) over 10μs typ. overvoltage deglitch time, half bridge outputs OUTx becomes OFF. When VM decrease under the V_{OV} , the device automatically resumes operation. VM overvoltage threshold can be set by OVP_H register bit in [GEN_CTRL_0](#).

7.3. VDD

VDD pin accepts wide supply range from 3V to max 5.5V which intends for the compatibility with both 3.3V and 5V system supply. A 100nF X7R ceramic capacitor is suggested to put close to VDD pin.

Internal block, SPI interface, digital block will be inactive when VDD drops below $V_{VDD_POR_L}$, so charge pump and all half bridge drivers are switched off. Once VDD exceeds $V_{VDD_POR_H}$, internal digital is reset, and status register NPOR bit is set to 0 and can be cleared to 1 by SPI readout (if RD_CLR_EN=1) or set DIAG_CLR bit = 1b in [GEN_CTRL_0](#) register.

7.4. EN Input

The EN pin signal is common for all output channels. When it is driven low, internal logic / registers are reset, charge pump / all outputs are disabled, and device enters sleep mode.

After EN transitions from low to high at $VDD > V_{VDD_POR_H}$, device comes out sleep mode at finishing internal POR and NPOR = 0b.

After exiting sleep mode, the system must wait for the T_{WAKE} time before initiating any normal operation. This delay is required to ensure the charge pump has reached its specified regulated voltage and can provide sufficient gate drive current.

7.5. Half Bridge Output Stage, OUT1 ~ OUT8

The half bridge drivers are designed to drive DC motor or general used inductive/resistive load like LED.

The power stage outputs (OUT1 ~ OUT8) can be in parallel to support higher load current.




Figure 7.2 Power stage output block diagram

7.5.1. SPI Control ON/OFF Operation

To directly operate half bridge output by only SPI ON/OFF control, the two group register as below shall be controlled in following two steps:

1. HBx_PWM_EN bit configuration in register [HB_PWM_CTRL1](#)
2. HBx_HS_EN or HBx_LS_EN bit configuration in register [HB_CTRL_1](#) and [HB_CTRL_2](#)

Note:

- HBx_PWM_EN bit shall be configured or keep default value '0' for SPI control ON/OFF operation
- One specific half bridge, HBx_HS_EN and HBx_LS_EN shall not be '1' at the same time, otherwise, the specific half bridge will be HIZ until this same bridge HS and LS control bit both high conditions are removed

An example of activation of HB1_HS / HB1_LS and HB2_HS / HB2_LS to drive motor by SPI control as table 7.1 shown

Table 7.1 Half bridge SPI control register setting example

EN	HB1 register setting	HB2 register setting	OUT1	OUT2
Low	x	x	HIZ	HIZ
High	HB1_PWM_EN=0b HB1_HS_EN=0b HB1_LS_EN=0b	HB2_PWM_EN=0b HB2_HS_EN=0b HB2_LS_EN=0b	HIZ	HIZ
High	HB1_PWM_EN=0b HB1_HS_EN=1b HB1_LS_EN=0b	HB2_PWM_EN=0b HB2_HS_EN=0b HB2_LS_EN=1b	High	Low
High	HB1_PWM_EN=0b HB1_HS_EN=0b HB1_LS_EN=1b	HB2_PWM_EN=0b HB2_HS_EN=0b HB2_LS_EN=1b	Low	Low
High	HB1_PWM_EN=0b HB1_HS_EN=0b HB1_LS_EN=1b	HB2_PWM_EN=0b HB2_HS_EN=1b HB2_LS_EN=0b	Low	High
High	HB1_PWM_EN=0b HB1_HS_EN=1b HB1_LS_EN=0b	HB2_PWM_EN=0b HB2_HS_EN=1b HB2_LS_EN=0b	High	High

7.5.2. PWM Control Operation

PWM control is based on internal digital PWM generator and map control block. It is suggested to set following registers

- Set PWM frequency / PWM duty cycle / PWM map control
 - (1) PWMx_FREQ bit in [PWM_FREQ_CTRL1](#) / [PWM_FREQ_CTRL2](#) / [PWM_FREQ_CTRL3](#) registers
Total 8 PWM generator, 3-bit configuration for each PWM frequency as (80 / 100 / 200 / 280 / 400 / 650 / 1000 / 2000Hz) in +/-7% variation for full operating and temperature range.
 - (2) PWMx_DUTY_CYCLE bit in [PWM_DC_CTRL1](#)~[PWM_DC_CTRL8](#) registers
8-bit configuration of PWMx_DUTY_CYCLE defines the duty cycle of generated PWMx as 100%*BIT value /255
 - (3) HBx_PWM_MAP bit in [PWM_MAP_CTRL1](#)~[PWM_MAP_CTRL4](#) registers
3-bit for each Half bridge, which allows independent and flexible selection from PWM1~PWM8
- Map half bridge driver channels for PWM control
 - (1) HBx_PWM_EN bit in [HB_PWM_CTRL1](#)
HBx_PWM_EN bit changed to '1' will enable the selected half bridge operation control by mapped PWM
 - (2) HBx_HS_EN / HBx_LS_EN in [HB_CTRL_1](#)~[HB_CTRL_2](#)
Set HBx_HS_EN or HBx_LS_EN bit at '1' to enable the PWM activated Power FET stage.
- Select active or passive freewheeling setting for PWM control

(1) HBx_FW bit in [FW_CTRL_1](#) register

When the particular half bridge channel is chosen to use PWM, it is also possible to select the active or passive freewheeling option for the half bridge channel, by HBx_FW control bit.

An example of active HB1 SPI ON and HB2 LS in PWM mode / HB2 HS in passive or active freewheeling to drive motor / inductive load is shown in figure 7.3.




Figure 7.3 Passive freewheeling vs. active freewheeling

Note:

- Active freewheeling function automatically turns on the freewheeling FET, after the driving FET turns off at PWM ON->OFF and cross protection time t_{DEAD} elapsed
- HBx_FW bit value is not effective when HBx_PWM_EN bit is configured as SPI control ON/OFF

● PWM enable / disable

(1) PWMx_DIS bit in [HB_PWM_CTRL2](#)

PWM channel independent enable / disable bit

Example of PWM mode control register setting and steps

1. Configure PWMx_DIS bit into '1' (PWM stopped and off) for selected PWM channel
2. Configure active or passive free-wheeling in FW_CTRL register
3. Assign the PWM channel for selected half-bridge output in PWM_MAP_CTRL register
4. Configure the PWM frequency in PWM_FREQ_CTRL register
5. Configure the PWM duty cycle in PWM_DC_CTRL register
6. Assign the channel driven mode SPI on/off or PWM operation by HBx_PWM_EN in HB_PWM_CTRL register
7. Select the channel HS or LS to be driven by HBx_HS_EN or HBx_LS_EN in HB_CTRL register
8. Active and begin the PWM by PWMx_DIS bit to 0

7.5.3. Output in Parallel

For SPI ON/OFF control in parallel, it is recommended to select half bridge channel in the same register, ie HB1, HB2, HB3, HB4 HS / LS control bit are all in [HB_CTRL_1](#) register, while HB5, HB6, HB7, HB8 are in [HB_CTRL_2](#).

For PWM control in parallel, to ensure the HS or LS is activated simultaneously, it is mandatory to put the PWM activation in the last step for PWM mode control register setting.

7.6. Half Bridge Protection and Diagnosis

7.6.1. Overcurrent Protection

The integrated overcurrent protection protects the half-bridge high side against short to ground and the half-bridge low side against short to battery.

When the current pass the half bridge high side (VM->high side->OUTx) or flow into the half bridge low side (OUTx->low side->GND), once I_{OC} overcurrent threshold is exceeded, an overcurrent deglitch filter t_{OC} starts and internal circuit limits current at I_{LIM} .

When the overcurrent condition lasts until t_{OC} expiration, the particular half bridge (including high side and low side) is disabled. The OC status bit shall report the corresponding HS or LS which triggers OC. nFAULT pin also asserts low if OC_MASK_FLT is set '0'.

For example, if only HB1 LS is short to battery and detected, [OC_STA 1](#) register HB1_LS_OC bit is asserted while HB1_HS_OC bit is not affected, for output stage, both HB1 HS and LS are disabled.

To resume normal driving, besides the overcurrent condition disappearing, it is also required to clear the OC status bit by SPI reading (RD_CLR_EN=1) or writing DIAG_CLR bit '1' to trigger clear fault command.

Note:

1. Even the half bridge output is disabled due to overcurrent protection mechanism, the HBx_HS_EN or HBx_LS_EN bit remains previous state, unless user change the value through SPI.
 2. When device operate in high voltage, short t_{OC} (OC_Filter bit in [OPL_OC_CTRL 3](#) register) is suggested. For VM > 28V, the OCP deglitch timing must be selected and limited to $\leq 10\mu s$
-




Figure 7.4 High-Side Switch and Low-Side Switch - Short Circuit and Overcurrent Protection

Anyhow if overcurrent condition shorter than t_{OC} deglitch filter, the OC event is not confirmed, and HB driver keeps normal status.

The device also provides two slew rate options in case half bridge output stage turn off caused by OC protection. High slew rate turns off (typ 2.5V/ μ s) used in default for OC as OC_OFF_SR bit in [OPL_OC_CTRL_2](#) is set to '0', while slow slew rate turns off in OC condition (OC_OFF_SR=1) shall be carefully evaluated for device operating ambient condition and power dissipation.

7.6.2. Open Load in ON State

The load current is monitored in each activated output stage for open load detection in ON state.

If the load current is below open load detection threshold IOL for at least typ.3ms (t_{OL}), the corresponding open load bit is set in status register.

The device also provides HBx_OPL_TH selection bit for lower open load threshold IOL_LOW and the corresponding filter time t_{OL_LOW} , which targets for low current loads i.e. LED.

Furthermore, two bits, OPL_HB_ACT bit and OPL_mask_FLT bit in [OPL_OC_CTRL_2](#) register, can be configured for open load fault reaction.

- OPL_HB_ACT bit determines whether half bridge output status is impacted by ON state open load fault. Default value '0' will disable faulty half bridge HS and LS, while setting the bit value to '1' can choose open load only as information flag and half bridge control / operation are not impacted.

- OPL_mask_FLT bit determines whether nFAULT output pin status is impacted by ON state open load fault. Default value '0' unmask and generates nFAULT low at open load detected, while changing to '1' will mask open load fault and will not report on nFAULT output.

User can clear the OL status bit by SPI reading (RD_CLR_EN=1) or setting DIAG_CLR bit = 1 in [GEN_CTRL_0](#) register to trigger clear fault command to determine whether open load is still present or has disappeared.

Note:

1. For DC motor application, it is recommended to use SPI ON/OFF short activation of outputs (e.g. 4ms) to test DC motor open load status without changing the mechanical state of motor.
2. For LED load application, PWM control might be used, the lower open load threshold and shorter filter shall be chosen. During PWM OFF/freewheeling state, open load detection is blanked.
3. The low open load threshold function (enable by HBX_OPL_TH bit in [OPL_CTRL_4](#) register) does not affect the R_{dson} and Overcurrent threshold of the following bridge.
4. Each half bridge ON state open load detection can be disabled by HBx_OPL_DIS bit in [OPL_CTRL_1](#) register, in case ON state open load diagnosis is not required.

7.6.3. OFF-State Diagnosis

Each half bridge OUTx integrates internal pull-up current / pull-down current and comparator for off-state diagnosis as figure 7.5 shown.




Figure 7.5 Half bridge off-state diagnostics

Pull-up current or pull-down current are individually controlled as enable / disable by register [OPL_CTRL_5](#) and [OPL_CTRL_6](#) bit setting values.

The OUTx pin voltage is compared with V_{STA_HB_TH} to determine its off-state logic status (HIGH or LOW) in real time and reported in [HB_STA_1](#) register.

To properly perform off-state diagnostics, the following sequence should be executed:

1. Disable all driver outputs

2. Set OFF_DIAG_COMP_EN in [GEN_CTRL_0](#) to 1b to enable off-state diagnostics
 3. Enable HBx_OFF_PU_EN and HBx_OFF_PD_EN registers in [OPL_CTRL_5](#) and [OPL_CTRL_6](#) registers accordingly.
 4. Read back the HBx_STA status registers in [HB_STA_1](#) register to determine output status
 5. Disable HBx_OFF_PU_EN and HBx_OFF_PD_EN registers in [OPL_CTRL_5](#) and [OPL_CTRL_6](#) registers
 6. Set OFF_DIAG_COMP_EN in [GEN_CTRL_0](#) to 0b to disable off-state diagnostics
-

Note:

- NSD8318 can be used in various load connection topologies, Half bridge/H-bridge/LS/HS connection. To diagnose the OUTx external connection status (normal, short to battery, short to ground, open load), it is suggested to follow the off-state diagnosis step of NSD8318 application note / FAQ document and run the recommended pull-up / down current enable/disable sequence to read back the OUTx pin voltage status combination using microcontroller.
-

7.6.4. Overtemperature

To protect power stage from overheat, dedicated thermal sensor is placed close to each half bridge power stage, if the temperature increases above the OTwarn, a temperature warning flag is set in SPI [STA_0](#) register, half bridge output operation is not impacted. Once the sensed temperature exceeds the second OTSD threshold, the corresponding OTSD flag is set and power MOSFET channel is automatically disabled.

nFAULT pin can be configured for OTwarn event report upon OTW_MASK_FLT bit setting. Anyhow OTSD will always assert nFAULT to low.

OTwarn and OTSD flag bit are latched until cleared by SPI command, while the output stage is automatically reactive after the temperature drops below OTSD-THYS and nFAULT pin is released.

7.6.5. Fault Protection Summary

EVENT	VM			VDD	EN	Thermal		Load current		
	OV1 t>tov	OV2 t>tov	UV	UV	H->L	OVER TEMPERATURE Warning	OVER TEMPERATURE shutdon	OC	OL in ON	
	SPI CTRL_0 register OVP_H bit					OTW_MASK_FLT		OC_MASK_FLT	OPL_HB_ACT OPL_mask_FLT	
FLAG READ BY SPI	VM_OV	VM_OV	VM_UV	NPOR		OTWARN	OTSD	HBX_HS_OC HBX_LS_OC	HBX_HS_OPL HBX_LS_OPL	
Internal supply	○	○	○	▲	▲	○	○	○	○	
Internal OSC	○	○	○	▲	▲	○	○	○	○	
Charge pump	○	○	▲	▲	▲	○	○	○	○	
OUT1~OUT12	▲	▲	▲	▲	▲	○	▲	▲*1	▲*2 *1	
nFault	△	△	△	-	-	△*3	△	△*4	△*5	
SPI communication	○	○	○	▲	▲	○	○	○	○	
SPI REGISTERS	○	○	○	▲	▲	○	○	○	○	
x	detection		*1	The fault output off state, caused by OC or OL in ON, is latched until the corresponding restart condition is met.						
○	normal operation		*2	On state open load switch off the corresponding HB channel both HS and LS output, if OPL_HB_ACT bit =0.						
-	not active		*3	OTW_MASK_FLT =1 means that overtemperature warning triggers nFAULT low						
●	partial functionality		*4	OC_MASK_FLT =0 unmask and report on nFAULT if OC happens						
▲	stop/reset		*5	OPL_mask_FLT=0 unmask and report on nFAULT if Open load on state detected						
△	active LOW									

7.7. SPI Interface

The following table summarizes the SPI interface designed.

Table 7.2 SPI Interface quick look

Parameter	Description
Protocol	in frame
Single Frame Length	16 bit, MSB first
Frame protection	frame length check
Max. Frequency	5 MHz
CPOL	0
CPHA	1
Master/Slave configuration	Slave

The falling edge of NCS defines the start of the SPI frames. It samples the SDI line at the falling edge of SCK, while the output data is shifted out on SDO line at the rising edge of SCK (CPOL= '0' CPHA = '1'). The end of SPI frame is defined by a rising edge of NCS.

7.7.1. Frame Length Check

For each command received, the SPI peripheral checks the number of clock edges at SCK pin. If the total number of edges is not a multiple of 16, the frame content is discarded and an SPI_ERR bit will be returned upon next iteration.

7.7.2. Error Frame

In case one of the following errors occurs, the SPI_ERR diagnosis bit will be returned upon next communication iteration:

- Frame Length error
- Invalid address

7.7.3. SPI Frame Structure

Each SDI input frame has 16 bits with the following structure:

- 2 operation command bit C1 / C0 '00' for write operation, '01' for read operation
- 6 ADDRESS bits, A [5] to A [0], represent REG_ADDR
- 8 DATA bits, D [7] to D [0]

	MSB								LSB
BIT	15	14	13	12	11	10	9	8	[7:0]
SDI	C1	C0	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	DATA

Register frame SDO responses the selected address and register content bit values. It has with the following structure:

- 2bit, '11', reserved
- 6bits, UV event / OV event, Overtemperature, NPOR and power stage status OC, OL
- 8 DATA bits

	MSB								LSB
BIT	15	14	13	12	11	10	9	8	[7:0]
SDO	1	1	OT	OL	OC	UV	OV	NPOR	DATA

Note:

For SPI write operation, the existing data in corresponding register is shifted out on SDO.

For SPI read operation, the SDO response data is the value which register address has been read.

7.7.4. Parallel and Daisy Chain Capability

SPI communication between microcontroller (SPI master) and multiple these devices (slave) can be operated in parallel or in daisy chain.

Parallel operation: several slave devices are connected to one SPI channel, which share communication lines SDI, SDO and SCK, but every slave connects dedicated own NCS.




Figure 7.6 Without daisy chain, in parallel operation diagram

Daisy chain operation: multiple devices are connected together through a shared NCS and SCK, while the SDI and SDO of each device are daisy-chain connected. An example of three devices in a daisy chain is shown below:




Figure 7.7 Daisy Chain Operation for 3 Devices

The SPI format for daisy chain SPI operation as below, A1~A3, D1~D3, S1~S3 and R1~R3 have the same meaning/definition with single device operation




Figure 7.8 SPI Format for 3 Devices Daisy Chain

There are two header bytes dedicated to daisy chain operation

- HDR1 byte contain information of the number of devices connected in the chain by N0~N5 bits, so device support up to 63 devices, other bits are fixed
- HDR2 byte contain CLR bit which can trigger SPI clear command for all device in daisy chain, other bits are fixed (bit7 and bit6) or not cared(bit0~bit4)

HDR1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	1	0	N5	N4	N3	N2	N1	N0
HDR2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	1	0	CLR	X	X	X	X	X

Figure 7.9 Daisy Chain Header Bytes Format

7.7.5. Registers Map

SECT	REG_NAME	REG_ADDR	bits							
			D7	D6	D5	D4	D3	D2	D1	D0
Status registers	STA_0	0x00	Reserved	OTSD	OTWARN	OPL	OC	VM_UV	VM_OV	NPOR
	OC_STA_1	0x01	HB4_HS_OC	HB4_LS_OC	HB3_HS_OC	HB3_LS_OC	HB2_HS_OC	HB2_LS_OC	HB1_HS_OC	HB1_LS_OC
	OC_STA_2	0x02	HB8_HS_OC	HB8_LS_OC	HB7_HS_OC	HB7_LS_OC	HB6_HS_OC	HB6_LS_OC	HB5_HS_OC	HB5_LS_OC
	OC_STA_3	0x03	Reserved							
	OPL_STA_1	0x04	HB4_HS_OPL	HB4_LS_OPL	HB3_HS_OPL	HB3_LS_OPL	HB2_HS_OPL	HB2_LS_OPL	HB1_HS_OPL	HB1_LS_OPL
	OPL_STA_2	0x05	HB8_HS_OPL	HB8_LS_OPL	HB7_HS_OPL	HB7_LS_OPL	HB6_HS_OPL	HB6_LS_OPL	HB5_HS_OPL	HB5_LS_OPL
	OPL_STA_3	0x06	Reserved							
	HB_STA_1	0x2B	HB8_STA	HB7_STA	HB6_STA	HB5_STA	HB4_STA	HB3_STA	HB2_STA	HB1_STA
	HB_STA_2	0x2C	Reserved							
Control registers	GEN_CTRL_0	0x07	OFF_DIAG_COMP_EN	DEVICE_ID			OC_MASK_FLT	OTW_NMASK_FLT	OVP_H	DIAG_CLR
	HB_CTRL_1	0x08	HB4_HS_EN	HB4_LS_EN	HB3_HS_EN	HB3_LS_EN	HB2_HS_EN	HB2_LS_EN	HB1_HS_EN	HB1_LS_EN
	HB_CTRL_2	0x09	HB8_HS_EN	HB8_LS_EN	HB7_HS_EN	HB7_LS_EN	HB6_HS_EN	HB6_LS_EN	HB5_HS_EN	HB5_LS_EN
	HB_CTRL_3	0x0A	Reserved							
	HB_PWM_CTRL1	0x0B	HB8_PWM_EN	HB7_PWM_EN	HB6_PWM_EN	HB5_PWM_EN	HB4_PWM_EN	HB3_PWM_EN	HB2_PWM_EN	HB1_PWM_EN
	HB_PWM_CTRL2	0x0C	PWM8_DIS	PWM7_DIS	PWM6_DIS	PWM5_DIS	PWM4_DIS	PWM3_DIS	PWM2_DIS	PWM1_DIS
	FW_CTRL_1	0x0D	HB8_FW	HB7_FW	HB6_FW	HB5_FW	HB4_FW	HB3_FW	HB2_FW	HB1_FW
	FW_PWM_CTRL_2	0x0E	Reserved							
	PWM_MAP_CTRL1	0x0F	Reserved	Reserved	HB2_PWM_MAP			HB1_PWM_MAP		
	PWM_MAP_CTRL2	0x10	Reserved	Reserved	HB4_PWM_MAP			HB3_PWM_MAP		
	PWM_MAP_CTRL3	0x11	Reserved	Reserved	HB6_PWM_MAP			HB5_PWM_MAP		
	PWM_MAP_CTRL4	0x12	Reserved	Reserved	HB8_PWM_MAP			HB7_PWM_MAP		
	PWM_FREQ_CTRL1	0x13	PWM4_FREQ		PWM3_FREQ		PWM2_FREQ		PWM1_FREQ	
	PWM_FREQ_CTRL2	0x14	PWM8_FREQ		PWM7_FREQ		PWM6_FREQ		PWM5_FREQ	

PWM_DC_CTRL1	0x15	PWM1_DUTY_CYCLE							
PWM_DC_CTRL2	0x16	PWM2_DUTY_CYCLE							
PWM_DC_CTRL3	0x17	PWM3_DUTY_CYCLE							
PWM_DC_CTRL4	0x18	PWM4_DUTY_CYCLE							
PWM_DC_CTRL5	0x19	PWM5_DUTY_CYCLE							
PWM_DC_CTRL6	0x1A	PWM6_DUTY_CYCLE							
PWM_DC_CTRL7	0x1B	PWM7_DUTY_CYCLE							
PWM_DC_CTRL8	0x1C	PWM8_DUTY_CYCLE							
HB_SR_CTRL_1	0x1D	HB8_SR	HB7_SR	HB6_SR	HB5_SR	HB4_SR	HB3_SR	HB2_SR	HB1_SR
HB_SR_CTRL_2	0x1E	Reserved							
OPL_CTRL_1	0x1F	HB8_OPL_DIS	HB7_OPL_DIS	HB6_OPL_DIS	HB5_OPL_DIS	HB4_OPL_DIS	HB3_OPL_DIS	HB2_OPL_DIS	HB1_OPL_DIS
OPL_OC_CTRL_2	0x20	OPL_mask_FLT	OPL_HB_ACT	Reserved	OC_OFF_SR	Reserved			
OPL_OC_CTRL_3	0x21	OC_FILTER			Reserved	Reserved			
OPL_CTRL_4	0x22	HB8_OPL_TH	HB7_OPL_TH	HB6_OPL_TH	HB5_OPL_TH	HB4_OPL_TH	HB3_OPL_TH	HB2_OPL_TH	HB1_OPL_TH
GEN_CTRL_1	0x25	SS_MOD		SS_DEV	RD_CLR_EN	unlock	SPI_ERR	Reserved	
PWM_MAP_CTRL5	0x26	Reserved							
PWM_MAP_CTRL6	0x27	Reserved							
OPL_CTRL_5	0x28	HB4_OFF_PU_EN	HB4_OFF_PD_EN	HB3_OFF_PU_EN	HB3_OFF_PD_EN	HB2_OFF_PU_EN	HB2_OFF_PD_EN	HB1_OFF_PU_EN	HB1_OFF_PD_EN
OPL_CTRL_6	0x29	HB8_OFF_PU_EN	HB8_OFF_PD_EN	HB7_OFF_PU_EN	HB7_OFF_PD_EN	HB6_OFF_PU_EN	HB6_OFF_PD_EN	HB5_OFF_PU_EN	HB5_OFF_PD_EN
OPL_CTRL_7	0x2A	Reserved							
OPL_CTRL_8	0x2D	HB8_IPUPD_MODE	HB7_IPUPD_MODE	HB6_IPUPD_MODE	HB5_IPUPD_MODE	HB4_IPUPD_MODE	HB3_IPUPD_MODE	HB2_IPUPD_MODE	HB1_IPUPD_MODE
OPL_CTRL_9	0x2E	OCPH_CONF	VM_OVPH_CONF	OPL_FILTER_SEL	Reserved				
PWM_FREQ_CTRL3	0x3E	PWM8_FREQ_ADD	PWM7_FREQ_ADD	PWM6_FREQ_ADD	PWM5_FREQ_ADD	PWM4_FREQ_ADD	PWM3_FREQ_ADD	PWM2_FREQ_ADD	PWM1_FREQ_ADD

7.7.6. SPI – Control and Status Registers

Table 7.3 STA_0 status register (REG_ADDR = 0x00)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	Reserved	OTSD	OTWARN	OPL	OC	VM_UV	VM_OV	NPOR
Operation Type	RO	RLR	RLR	RO	RO	RLR	RLR	RLR
Default	0	0	0	0	0	0	0	1

Table 7.4 STA_0 status register description

Bit	Field Name	Description
7	Reserved	Reserved
6	OTSD	0: No over temperature shutdown happens (default value) 1: over temperature shutdown detected. Error latched and all outputs disabled
5	OTWARN	0: No over temperature warning happens (default value) 1: over temperature warning detected
4	OPL	0: No open load detected (default value) 1: open load detected in at least one of power stages.
3	OC	0: No overcurrent detected (default value) 1: overcurrent detected in at least one of power stages. Error latched and corresponding outputs disabled
2	VM_UV	0: No VM undervoltage detected (default value) 1: VM undervoltage detected. Error latched and all outputs disabled
1	VM_OV	0: No VM overvoltage detected (default value) 1: VM overvoltage detected. Error latched and all outputs disabled
0	NPOR	0: POR due to VDD or EN (default value) 1: No POR. Note: NPOR bit remains '0' until cleared through the DIAG_CLEAR bit or SPI readout (if RD_CLR_EN=1)

Table 7.5 OC_STA_1 status register (REG_ADDR = 0x01)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB4_HS_OC	HB4_LS_OC	HB3_HS_OC	HB3_LS_OC	HB2_HS_OC	HB2_LS_OC	HB1_HS_OC	HB1_LS_OC
Operation Type	RLR	RLR	RLR	RLR	RLR	RLR	RLR	RLR
Default	0	0	0	0	0	0	0	0

Table 7.6 OC_STA_1 status register description

Bit	Field Name	Description
7	HB4_HS_OC	0: No overcurrent in HB4 high side detected (default value) 1: overcurrent detected in HB4 high side. Error latched, HB4 HS is disabled.
6	HB4_LS_OC	0: No overcurrent in HB4 low side detected (default value) 1: overcurrent detected in HB4 low side. Error latched, HB4 LS is disabled.
5	HB3_HS_OC	0: No overcurrent in HB3 high side detected (default value) 1: overcurrent detected in HB3 high side. Error latched, HB3 HS is disabled.
4	HB3_LS_OC	0: No overcurrent in HB3 low side detected (default value) 1: overcurrent detected in HB3 low side. Error latched, HB3 LS is disabled.
3	HB2_HS_OC	0: No overcurrent in HB2 high side detected (default value) 1: overcurrent detected in HB2 high side. Error latched, HB2 HS is disabled.
2	HB2_LS_OC	0: No overcurrent in HB2 low side detected (default value) 1: overcurrent detected in HB2 low side. Error latched, HB2 LS is disabled.

1	HB1_HS_OC	0: No overcurrent in HB1 high side detected (default value) 1: overcurrent detected in HB1 high side. Error latched, HB1 HS is disabled.
0	HB1_LS_OC	0: No overcurrent in HB1 low side detected (default value) 1: overcurrent detected in HB1 low side. Error latched, HB1 LS is disabled.

Table 7.7 OC_STA_2 status register (REG_ADDR = 0x02)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_HS_OC	HB8_LS_OC	HB7_HS_OC	HB7_LS_OC	HB6_HS_OC	HB6_LS_OC	HB5_HS_OC	HB5_LS_OC
Operation Type	RLR	RLR	RLR	RLR	RLR	RLR	RLR	RLR
Default	0	0	0	0	0	0	0	0

Table 7.8 OC_STA_2 status register description

Bit	Field Name	Description
7	HB8_HS_OC	0: No overcurrent in HB8 high side detected (default value) 1: overcurrent detected in HB8 high side. Error latched, HB8 HS is disabled.
6	HB8_LS_OC	0: No overcurrent in HB8 low side detected (default value) 1: overcurrent detected in HB8 low side. Error latched, HB8 LS is disabled.
5	HB7_HS_OC	0: No overcurrent in HB7 high side detected (default value) 1: overcurrent detected in HB7 high side. Error latched, HB7 HS is disabled.
4	HB7_LS_OC	0: No overcurrent in HB7 low side detected (default value) 1: overcurrent detected in HB7 low side. Error latched, HB7 LS is disabled.
3	HB6_HS_OC	0: No overcurrent in HB6 high side detected (default value) 1: overcurrent detected in HB6 high side. Error latched, HB6 HS is disabled.
2	HB6_LS_OC	0: No overcurrent in HB6 low side detected (default value) 1: overcurrent detected in HB6 low side. Error latched, HB6 LS is disabled.
1	HB5_HS_OC	0: No overcurrent in HB5 high side detected (default value) 1: overcurrent detected in HB5 high side. Error latched, HB5 HS is disabled.
0	HB5_LS_OC	0: No overcurrent in HB5 low side detected (default value) 1: overcurrent detected in HB5 low side. Error latched, HB5 LS is disabled.

Table 7.9 OPL_STA_1 status register (REG_ADDR = 0x04)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB4_HS_OPL	HB4_LS_OPL	HB3_HS_OPL	HB3_LS_OPL	HB2_HS_OPL	HB2_LS_OPL	HB1_HS_OPL	HB1_LS_OPL
Operation Type	RLR	RLR	RLR	RLR	RLR	RLR	RLR	RLR
Default	0	0	0	0	0	0	0	0

Table 7.10 OPL_STA_1 status register description

Bit	Field Name	Description
7	HB4_HS_OPL	0: No ON state open load in HB4 high side detected (default value) 1: ON state open load detected in HB4 high side. Error latched
6	HB4_LS_OPL	0: No ON state open load in HB4 low side detected (default value) 1: ON state open load detected in HB4 low side. Error latched
5	HB3_HS_OPL	0: No ON state open load in HB3 high side detected (default value) 1: ON state open load detected in HB3 high side. Error latched
4	HB3_LS_OPL	0: No ON state open load in HB3 low side detected (default value) 1: ON state open load detected in HB3 low side. Error latched
3	HB2_HS_OPL	0: No ON state open load in HB2 high side detected (default value) 1: ON state open load detected in HB2 high side. Error latched
2	HB2_LS_OPL	0: No ON state open load in HB2 low side detected (default value) 1: ON state open load detected in HB2 low side. Error latched

1	HB1_HS_OPL	0: No ON state open load in HB1 high side detected (default value) 1: ON state open load detected in HB1 high side. Error latched
0	HB1_LS_OPL	0: No ON state open load in HB1 low side detected (default value) 1: ON state open load detected in HB1 low side. Error latched

Table 7.11 OPL_STA_2 status register (REG_ADDR = 0x05)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_HS_OPL	HB8_LS_OPL	HB7_HS_OPL	HB7_LS_OPL	HB6_HS_OPL	HB6_LS_OPL	HB5_HS_OPL	HB5_LS_OPL
Operation Type	RLR	RLR	RLR	RLR	RLR	RLR	RLR	RLR
Default	0	0	0	0	0	0	0	0

Table 7.12 OPL_STA_2 status register description

Bit	Field Name	Description
7	HB8_HS_OPL	0: No open load in HB8 high side detected (default value) 1: open load detected in HB8 high side. Error latched
6	HB8_LS_OPL	0: No open load in HB8 low side detected (default value) 1: open load detected in HB8 low side. Error latched
5	HB7_HS_OPL	0: No open load in HB7 high side detected (default value) 1: open load detected in HB7 high side. Error latched
4	HB7_LS_OPL	0: No open load in HB7 low side detected (default value) 1: open load detected in HB7 low side. Error latched
3	HB6_HS_OPL	0: No open load in HB6 high side detected (default value) 1: open load detected in HB6 high side. Error latched
2	HB6_LS_OPL	0: No open load in HB6 low side detected (default value) 1: open load detected in HB6 low side. Error latched
1	HB5_HS_OPL	0: No open load in HB5 high side detected (default value) 1: open load detected in HB5 high side. Error latched
0	HB5_LS_OPL	0: No open load in HB5 low side detected (default value) 1: open load detected in HB5 low side. Error latched

Table 7.13 HB_STA_1 status register (REG_ADDR = 0x2B)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_STA	HB7_STA	HB6_STA	HB5_STA	HB4_STA	HB3_STA	HB2_STA	HB1_STA
Operation Type	RO	RO	RO	RO	RO	RO	RO	RO
Default	0	0	0	0	0	0	0	0

Table 7.14 HB_STA_1 status register description

Bit	Field Name	Description
7	HB8_STA	0: HB8 output voltage status low ($< V_{STA_HB_TH}$) 1: HB8 output voltage status high ($> V_{STA_HB_TH}$)
6	HB7_STA	0: HB7 output voltage status low ($< V_{STA_HB_TH}$) 1: HB7 output voltage status high ($> V_{STA_HB_TH}$)
5	HB6_STA	0: HB6 output voltage status low ($< V_{STA_HB_TH}$) 1: HB6 output voltage status high ($> V_{STA_HB_TH}$)
4	HB5_STA	0: HB5 output voltage status low ($< V_{STA_HB_TH}$) 1: HB5 output voltage status high ($> V_{STA_HB_TH}$)
3	HB4_STA	0: HB4 output voltage status low ($< V_{STA_HB_TH}$) 1: HB4 output voltage status high ($> V_{STA_HB_TH}$)

2	HB3_STA	0: HB3 output voltage status low (< V _{STA_HB_TH}) 1: HB3 output voltage status high (> V _{STA_HB_TH})
1	HB2_STA	0: HB2 output voltage status low (< V _{STA_HB_TH}) 1: HB2 output voltage status high (> V _{STA_HB_TH})
0	HB1_STA	0: HB1 output voltage status low (< V _{STA_HB_TH}) 1: HB1 output voltage status high (> V _{STA_HB_TH})

Table 7.15 GEN_CTRL_0 control register (REG_ADDR = 0x07)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	OFF_DIAG_COMP_EN	DEVICE_ID			OC_MASK_FLT	OTW_NMASK_FLT	OVP_H	DIAG_CLR
Operation Type	RW	RO			RW	RW	RW	WO
Default	0	Device related			0	0	0	0

Table 7.16 GEN_CTRL_0 control register description

Bit	Field Name	Description
7	OFF_DIAG_COMP_EN	0: all half bridge OFF state diagnosis comparators are disabled; and comparator output keeps default value 0 (default value) 1: all half bridge OFF state diagnosis comparators are enabled
6	DEVICE_ID	100 or 011 = NSD8316
5		101 or 010 = NSD8318
4		110 or 001 = NSD8320 111 or 000 = NSD8322 others Reserved
3	OC_MASK_FLT	0: overcurrent unmasked, reported on nFAULT (default value) 1: overcurrent event is masked, not reported on nFAULT
2	OTW_NMASK_FLT	0: overtemperature warning masked, not reported on nFAULT (default value) 1: overtemperature warning unmasked, reported on nFAULT
1	OVP_H	0: VM overvoltage voltage threshold at >21V (default value) 1: Higher overvoltage protection threshold, VM up to >32V
0	DIAG_CLR	0: no action – faults not cleared (default value) 1: Trigger action - clear all fault Note: DIAG_CLR bit is auto clear bit and always read as '0'. Every time writing '1' triggers single pulse to clear diagnosis result.

Table 7.17 HB_CTRL_1 control register (REG_ADDR = 0x08)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB4_HS_EN	HB4_LS_EN	HB3_HS_EN	HB3_LS_EN	HB2_HS_EN	HB2_LS_EN	HB1_HS_EN	HB1_LS_EN
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.18 HB_CTRL_1 control register description

Bit	Field Name	Description
7	HB4_HS_EN	0: HB4 high side disabled (default value) 1: HB4 high side enabled
6	HB4_LS_EN	0: HB4 low side disabled (default value) 1: HB4 low side enabled
5	HB3_HS_EN	0: HB3 high side disabled (default value) 1: HB3 high side enabled

4	HB3_LS_EN	0: HB3 low side disabled (default value) 1: HB3 low side enabled
3	HB2_HS_EN	0: HB2 high side disabled (default value) 1: HB2 high side enabled
2	HB2_LS_EN	0: HB2 low side disabled (default value) 1: HB2 low side enabled
1	HB1_HS_EN	0: HB1 high side disabled (default value) 1: HB1 high side enabled
0	HB1_LS_EN	0: HB1 low side disabled (default value) 1: HB1 low side enabled

Table 7.19 HB_CTRL_2 control register (REG_ADDR=0x09)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_HS_EN	HB8_LS_EN	HB7_HS_EN	HB7_LS_EN	HB6_HS_EN	HB6_LS_EN	HB5_HS_EN	HB5_LS_EN
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.20 HB_CTRL_2 control register description

Bit	Field Name	Description
7	HB8_HS_EN	0: HB8 high side disabled (default value) 1: HB8 high side enabled
6	HB8_LS_EN	0: HB8 low side disabled (default value) 1: HB8 low side enabled
5	HB7_HS_EN	0: HB7 high side disabled (default value) 1: HB7 high side enabled
4	HB7_LS_EN	0: HB7 low side disabled (default value) 1: HB7 low side enabled
3	HB6_HS_EN	0: HB6 high side disabled (default value) 1: HB6 high side enabled
2	HB6_LS_EN	0: HB6 low side disabled (default value) 1: HB6 low side enabled
1	HB5_HS_EN	0: HB5 high side disabled (default value) 1: HB5 high side enabled
0	HB5_LS_EN	0: HB5 low side disabled (default value) 1: HB5 low side enabled

Table 7.21 HB_PWM_CTRL1 register (REG_ADDR=0x0B)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_PWM_EN	HB7_PWM_EN	HB6_PWM_EN	HB5_PWM_EN	HB4_PWM_EN	HB3_PWM_EN	HB2_PWM_EN	HB1_PWM_EN
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.22 HB_PWM_CTRL1 control register description

Bit	Field Name	Description
7	HB8_PWM_EN	0: HB8 operate in SPI ON/OFF mode (default value) 1: HB8 operate in PWM mode
6	HB7_PWM_EN	0: HB7 operate in SPI ON/OFF mode (default value) 1: HB7 operate in PWM mode

5	HB6_PWM_EN	0: HB6 operate in SPI ON/OFF mode (default value) 1: HB6 operate in PWM mode
4	HB5_PWM_EN	0: HB5 operate in SPI ON/OFF mode (default value) 1: HB5 operate in PWM mode
3	HB4_PWM_EN	0: HB4 operate in SPI ON/OFF mode (default value) 1: HB4 operate in PWM mode
2	HB3_PWM_EN	0: HB3 operate in SPI ON/OFF mode (default value) 1: HB3 operate in PWM mode
1	HB2_PWM_EN	0: HB2 operate in SPI ON/OFF mode (default value) 1: HB2 operate in PWM mode
0	HB1_PWM_EN	0: HB1 operate in SPI ON/OFF mode (default value) 1: HB1 operate in PWM mode

Table 7.23 HB_PWM_CTRL2 register (REG_ADDR=0x0C)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM8_DIS	PWM7_DIS	PWM6_DIS	PWM5_DIS	PWM4_DIS	PWM3_DIS	PWM2_DIS	PWM1_DIS
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.24 HB_PWM_CTRL2 control register description

Bit	Field Name	Description
7	PWM8_DIS	0: Internal PWM generator PWM8 enable (default value) 1: Internal PWM generator PWM8 disable
6	PWM7_DIS	0: Internal PWM generator PWM7 enable (default value) 1: Internal PWM generator PWM7 disable
5	PWM6_DIS	0: Internal PWM generator PWM6 enable (default value) 1: Internal PWM generator PWM6 disable
4	PWM5_DIS	0: Internal PWM generator PWM5 enable (default value) 1: Internal PWM generator PWM5 disable
3	PWM4_DIS	0: Internal PWM generator PWM4 enable (default value) 1: Internal PWM generator PWM4 disable
2	PWM3_DIS	0: Internal PWM generator PWM3 enable (default value) 1: Internal PWM generator PWM3 disable
1	PWM2_DIS	0: Internal PWM generator PWM2 enable (default value) 1: Internal PWM generator PWM2 disable
0	PWM1_DIS	0: Internal PWM generator PWM1 enable (default value) 1: Internal PWM generator PWM1 disable

Table 7.25 FW_CTRL_1 register (REG_ADDR=0x0D)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_FW	HB7_FW	HB6_FW	HB5_FW	HB4_FW	HB3_FW	HB2_FW	HB1_FW
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.26 FW_CTRL_1 control register description

Bit	Field Name	Description
7	HB8_FW	0: HB8 operate in passive free-wheeling (default value) 1: HB8 operate in active free-wheeling
6	HB7_FW	0: HB7 operate in passive free-wheeling (default value) 1: HB7 operate in active free-wheeling
5	HB6_FW	0: HB6 operate in passive free-wheeling (default value) 1: HB6 operate in active free-wheeling

4	HB5_FW	0: HB5 operate in passive free-wheeling (default value) 1: HB5 operate in active free-wheeling
3	HB4_FW	0: HB4 operate in passive free-wheeling (default value) 1: HB4 operate in active free-wheeling
2	HB3_FW	0: HB3 operate in passive free-wheeling (default value) 1: HB3 operate in active free-wheeling
1	HB2_FW	0: HB2 operate in passive free-wheeling (default value) 1: HB2 operate in active free-wheeling
0	HB1_FW	0: HB1 operate in passive free-wheeling (default value) 1: HB1 operate in active free-wheeling

Table 7.27 PWM_MAP_CTRL1 register (REG_ADDR=0x0F)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	Reserved		HB2_PWM_MAP			HB1_PWM_MAP		
Operation Type	RW		RW			RW		
Default	00		000			000		

Table 7.28 PWM_MAP_CTRL1 control register description

Bit	Field Name	Description
7	Reserved	Reserved, '00' shall be used
6		
5	HB2_PWM_MAP	HB2 <-> internal PWM generator MAP configuration 000: PWM1 (default value) 001: PWM2 010: PWM3 011: PWM4 100: PWM5 101: PWM6 110: PWM7 111: PWM8
4		
3		
2		
1	HB1_PWM_MAP	HB1 <-> internal PWM generator MAP configuration 000: PWM1 (default value) 001: PWM2 010: PWM3 011: PWM4 100: PWM5 101: PWM6 110: PWM7 111: PWM8
0		

Table 7.29 PWM_MAP_CTRL2 register (REG_ADDR=0x10)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	Reserved		HB4_PWM_MAP			HB3_PWM_MAP		
Operation Type	RW		RW			RW		
Default	00		000			000		

Table 7.30 PWM_MAP_CTRL2 control register description

Bit	Field Name	Description
7	Reserved	Reserved, '00' shall be used
6		

5	HB4_PWM_MAP	HB4 <-> internal PWM generator MAP configuration 000: PWM1 (default value) 001: PWM2 010: PWM3 011: PWM4 100: PWM5 101: PWM6 110: PWM7 111: PWM8
4		
3		
2	HB3_PWM_MAP	HB3 <-> internal PWM generator MAP configuration 000: PWM1 (default value) 001: PWM2 010: PWM3 011: PWM4 100: PWM5 101: PWM6 110: PWM7 111: PWM8
1		
0		

Table 7.31 PWM_MAP_CTRL3 register (REG_ADDR=0x11)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	Reserved		HB6_PWM_MAP			HB5_PWM_MAP		
Operation Type	RW		RW			RW		
Default	00		000			000		

Table 7.32 PWM_MAP_CTRL3 control register description

Bit	Field Name	Description
7	Reserved	Reserved, '00' shall be used
6		
5	HB6_PWM_MAP	HB6 <-> internal PWM generator MAP configuration 000: PWM1 (default value) 001: PWM2 010: PWM3 011: PWM4 100: PWM5 101: PWM6 110: PWM7 111: PWM8
4		
3		
2	HB5_PWM_MAP	HB5 <-> internal PWM generator MAP configuration 000: PWM1 (default value) 001: PWM2 010: PWM3 011: PWM4 100: PWM5 101: PWM6 110: PWM7 111: PWM8
1		
0		

Table 7.33 PWM_MAP_CTRL4 register (REG_ADDR=0x12)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	Reserved		HB8_PWM_MAP			HB7_PWM_MAP		
Operation Type	RW		RW			RW		

Default	00	000	000
---------	----	-----	-----

Table 7.34 PWM_MAP_CTRL4 control register description

Bit	Field Name	Description
7	Reserved	Reserved
6		
5	HB8_PWM_MAP	HB8 <-> internal PWM generator MAP configuration 000: PWM1 (default value) 001: PWM2 010: PWM3 011: PWM4 100: PWM5 101: PWM6 110: PWM7 111: PWM8
4		
3		
2		
1	HB7_PWM_MAP	HB7 <-> internal PWM generator MAP configuration 000: PWM1 (default value) 001: PWM2 010: PWM3 011: PWM4 100: PWM5 101: PWM6 110: PWM7 111: PWM8
0		

Table 7.35 PWM_FREQ_CTRL1 register (REG_ADDR=0x13)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM4_FREQ		PWM3_FREQ		PWM2_FREQ		PWM1_FREQ	
Operation Type	RW		RW		RW		RW	
Default	00		00		00		00	

Table 7.36 PWM_FREQ_CTRL1 control register Description

Bit	Field Name	Description
7	PWM4_FREQ	PWM4 typical frequency configuration 00: when PWM4_FREQ_ADD = 0b, PWM4 typical frequency is 80Hz; when PWM4_FREQ_ADD = 1b, PWM4 typical frequency is 280Hz 01: when PWM4_FREQ_ADD = 0b, PWM4 typical frequency is 100Hz; when PWM4_FREQ_ADD = 1b, PWM4 typical frequency is 400Hz 10: when PWM4_FREQ_ADD = 0b, PWM4 typical frequency is 200Hz; when PWM4_FREQ_ADD = 1b, PWM4 typical frequency is 650Hz 11: when PWM4_FREQ_ADD = 0b, PWM4 typical frequency is 2000Hz; when PWM4_FREQ_ADD = 1b, PWM4 typical frequency is 1000Hz
6		
5	PWM3_FREQ	PWM3 typical frequency configuration 00: when PWM3_FREQ_ADD = 0b, PWM3 typical frequency is 80Hz; when PWM3_FREQ_ADD = 1b, PWM3 typical frequency is 280Hz 01: when PWM3_FREQ_ADD = 0b, PWM3 typical frequency is 100Hz; when PWM3_FREQ_ADD = 1b, PWM3 typical frequency is 400Hz 10: when PWM3_FREQ_ADD = 0b, PWM3 typical frequency is 200Hz; when PWM3_FREQ_ADD = 1b, PWM3 typical frequency is 650Hz 11: when PWM3_FREQ_ADD = 0b, PWM3 typical frequency is 2000Hz; when PWM3_FREQ_ADD = 1b, PWM3 typical frequency is 1000Hz
4		
3		
	PWM2_FREQ	PWM2 typical frequency configuration 00: when PWM2_FREQ_ADD = 0b, PWM2 typical frequency is 80Hz;

2		when PWM2_FREQ_ADD = 1b, PWM2 typical frequency is 280Hz 01: when PWM2_FREQ_ADD = 0b, PWM2 typical frequency is 100Hz; when PWM2_FREQ_ADD = 1b, PWM2 typical frequency is 400Hz 10: when PWM2_FREQ_ADD = 0b, PWM2 typical frequency is 200Hz; when PWM2_FREQ_ADD = 1b, PWM2 typical frequency is 650Hz 11: when PWM2_FREQ_ADD = 0b, PWM2 typical frequency is 2000Hz; when PWM2_FREQ_ADD = 1b, PWM2 typical frequency is 1000Hz
1	PWM1_FREQ	PWM1 typical frequency configuration 00: when PWM1_FREQ_ADD = 0b, PWM1 typical frequency is 80Hz; when PWM1_FREQ_ADD = 1b, PWM1 typical frequency is 280Hz; 01: when PWM1_FREQ_ADD = 0b, PWM1 typical frequency is 100Hz; when PWM1_FREQ_ADD = 1b, PWM1 typical frequency is 400Hz 10: when PWM1_FREQ_ADD = 0b, PWM1 typical frequency is 200Hz; when PWM1_FREQ_ADD = 1b, PWM1 typical frequency is 650Hz 11: when PWM1_FREQ_ADD = 0b, PWM1 typical frequency is 2000Hz; when PWM1_FREQ_ADD = 1b, PWM1 typical frequency is 1000Hz
0		

Table 7.37 PWM_FREQ_CTRL2 register (REG_ADDR=0x14)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM8_FREQ		PWM7_FREQ		PWM6_FREQ		PWM5_FREQ	
Operation Type	RW		RW		RW		RW	
Default	00		00		00		00	

Table 7.38 PWM_FREQ_CTRL2 control register description

Bit	Field Name	Description
7	PWM8_FREQ	PWM8 typical frequency configuration 00: when PWM8_FREQ_ADD = 0b, PWM8 typical frequency is 80Hz; when PWM8_FREQ_ADD = 1b, PWM8 typical frequency is 280Hz 01: when PWM8_FREQ_ADD = 0b, PWM8 typical frequency is 100Hz; when PWM8_FREQ_ADD = 1b, PWM8 typical frequency is 400Hz 10: when PWM8_FREQ_ADD = 0b, PWM8 typical frequency is 200Hz; when PWM8_FREQ_ADD = 1b, PWM8 typical frequency is 650Hz 11: when PWM8_FREQ_ADD = 0b, PWM8 typical frequency is 2000Hz; when PWM8_FREQ_ADD = 1b, PWM8 typical frequency is 1000Hz
6		
5	PWM7_FREQ	PWM7 typical frequency configuration 00: when PWM7_FREQ_ADD = 0b, PWM7 typical frequency is 80Hz; when PWM7_FREQ_ADD = 1b, PWM7 typical frequency is 280Hz 01: when PWM7_FREQ_ADD = 0b, PWM7 typical frequency is 100Hz; when PWM7_FREQ_ADD = 1b, PWM7 typical frequency is 400Hz 10: when PWM7_FREQ_ADD = 0b, PWM7 typical frequency is 200Hz; when PWM7_FREQ_ADD = 1b, PWM7 typical frequency is 650Hz 11: when PWM7_FREQ_ADD = 0b, PWM7 typical frequency is 2000Hz; when PWM7_FREQ_ADD = 1b, PWM7 typical frequency is 1000Hz
4		
3	PWM6_FREQ	PWM6 typical frequency configuration 00: when PWM6_FREQ_ADD = 0b, PWM6 typical frequency is 80Hz; when PWM6_FREQ_ADD = 1b, PWM6 typical frequency is 280Hz 01: when PWM6_FREQ_ADD = 0b, PWM6 typical frequency is 100Hz; when PWM6_FREQ_ADD = 1b, PWM6 typical frequency is 400Hz 10: when PWM6_FREQ_ADD = 0b, PWM6 typical frequency is 200Hz; when PWM6_FREQ_ADD = 1b, PWM6 typical frequency is 650Hz 11: when PWM6_FREQ_ADD = 0b, PWM6 typical frequency is 2000Hz; when PWM6_FREQ_ADD = 1b, PWM6 typical frequency is 1000Hz
2		
1	PWM5_FREQ	PWM5 typical frequency configuration 00: when PWM5_FREQ_ADD = 0b, PWM5 typical frequency is 80Hz; when PWM5_FREQ_ADD = 1b, PWM5 typical frequency is 280Hz 01: when PWM5_FREQ_ADD = 0b, PWM5 typical frequency is 100Hz; when PWM5_FREQ_ADD = 1b, PWM5 typical frequency is 400Hz
0		

	10: when PWM5_FREQ_ADD = 0b, PWM5 typical frequency is 200Hz; when PWM5_FREQ_ADD = 1b, PWM5 typical frequency is 650Hz 11: when PWM5_FREQ_ADD = 0b, PWM5 typical frequency is 2000Hz; when PWM5_FREQ_ADD = 1b, PWM5 typical frequency is 1000Hz
--	--

Table 7.39 PWM_DC_CTRL1 register (REG_ADDR=0x15)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM1_DUTY_CYCLE							
Operation Type	RW							
Default	00000000							

Table 7.40 PWM_DC_CTRL1 control register Description

Bit	Field Name	Description
7	PWM1_DUTY_CYCLE	PWM1 duty cycle calculation = 100% * BIT value /255
6		
5		
4		
3		
2		
1		
0		

Table 7.41 PWM_DC_CTRL2 register (REG_ADDR=0x16)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM2_DUTY_CYCLE							
Operation Type	RW							
Default	00000000							

Table 7.42 PWM_DC_CTRL2 control register description

Bit	Field Name	Description
7	PWM2_DUTY_CYCLE	PWM2 duty cycle calculation = 100% * BIT value /255
6		
5		
4		
3		
2		
1		
0		

Table 7.43 PWM_DC_CTRL3 register (REG_ADDR=0x17)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM3_DUTY_CYCLE							
Operation Type	RW							
Default	00000000							

Table 7.44 PWM_DC_CTRL3 control register description

Bit	Field Name	Description
7	PWM3_DUTY_CYCLE	PWM3 duty cycle calculation = 100% * BIT value /255
6		
5		
4		
3		
2		
1		
0		

Table 7.45 PWM_DC_CTRL4 register (REG_ADDR=0x18)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM4_DUTY_CYCLE							
Operation Type	RW							
Default	00000000							

Table 7.46 PWM_DC_CTRL4 control register description

Bit	Field Name	Description
7	PWM4_DUTY_CYCLE	PWM4 duty cycle calculation = 100% * BIT value /255
6		
5		
4		
3		
2		
1		
0		

Table 7.47 PWM_DC_CTRL5 register (REG_ADDR=0x19)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM5_DUTY_CYCLE							
Operation Type	RW							
Default	00000000							

Table 7.48 PWM_DC_CTRL5 control register description

Bit	Field Name	Description
7	PWM5_DUTY_CYCLE	PWM5 duty cycle calculation = 100% * BIT value /255
6		
5		
4		
3		

2		
1		
0		

Table 7.49 PWM_DC_CTRL6 register (REG_ADDR=0x1A)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM6_DUTY_CYCLE							
Operation Type	RW							
Default	00000000							

Table 7.50 PWM_DC_CTRL6 control register description

Bit	Field Name	Description
7	PWM6_DUTY_CYCLE	PWM6 duty cycle calculation = 100% * BIT value /255
6		
5		
4		
3		
2		
1		
0		

Table 7.51 PWM_DC_CTRL7 register (REG_ADDR=0x1B)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM7_DUTY_CYCLE							
Operation Type	RW							
Default	00000000							

Table 7.52 PWM_DC_CTRL7 control register description

Bit	Field Name	Description
7	PWM7_DUTY_CYCLE	PWM7 duty cycle calculation = 100% * BIT value /255
6		
5		
4		
3		
2		
1		
0		

Table 7.53 PWM_DC_CTRL8 register (REG_ADDR=0x1C)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM8_DUTY_CYCLE							
Operation Type	RW							
Default	00000000							

Table 7.54 PWM_DC_CTRL8 control register description

Bit	Field Name	Description
7	PWM8_DUTY_CYCLE	PWM8 duty cycle calculation = 100% * BIT value /255
6		
5		
4		
3		
2		
1		
0		

Table 7.55 HB_SR_CTRL_1 Register (REG_ADDR=0x1D)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_SR	HB7_SR	HB6_SR	HB5_SR	HB4_SR	HB3_SR	HB2_SR	HB1_SR
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.56 HB_SR_CTRL_1 control register description

Bit	Field Name	Description
7	HB8_SR	0: HB8 power stage output rise / fall slew rate 0.6 V/ μ s typ. (default value) 1: HB8 power stage output rise / fall slew rate 2.5 V/ μ s typ.
6	HB7_SR	0: HB7 power stage output rise / fall slew rate 0.6 V/ μ s typ. (default value) 1: HB7 power stage output rise / fall slew rate 2.5 V/ μ s typ.
5	HB6_SR	0: HB6 power stage output rise / fall slew rate 0.6 V/ μ s typ. (default value) 1: HB6 power stage output rise / fall slew rate 2.5 V/ μ s typ.
4	HB5_SR	0: HB5 power stage output rise / fall slew rate 0.6 V/ μ s typ. (default value) 1: HB5 power stage output rise / fall slew rate 2.5 V/ μ s typ.
3	HB4_SR	0: HB4 power stage output rise / fall slew rate 0.6 V/ μ s typ. (default value) 1: HB4 power stage output rise / fall slew rate 2.5 V/ μ s typ.
2	HB3_SR	0: HB3 power stage output rise / fall slew rate 0.6 V/ μ s typ. (default value) 1: HB3 power stage output rise / fall slew rate 2.5 V/ μ s typ.
1	HB2_SR	0: HB2 power stage output rise / fall slew rate 0.6 V/ μ s typ. (default value) 1: HB2 power stage output rise / fall slew rate 2.5 V/ μ s typ.
0	HB1_SR	0: HB1 power stage output rise / fall slew rate 0.6 V/ μ s typ. (default value) 1: HB1 power stage output rise / fall slew rate 2.5 V/ μ s typ.

Table 7.57 OPL_CTRL_1 register (REG_ADDR=0x1F)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_OPL_DIS	HB7_OPL_DIS	HB6_OPL_DIS	HB5_OPL_DIS	HB4_OPL_DIS	HB3_OPL_DIS	HB2_OPL_DIS	HB1_OPL_DIS
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.58 OPL_CTRL_1 control register description

Bit	Field Name	Description
7	HB8_OPL_DIS	0: HB8 ON-state open load enable (default value) 1: HB8 ON-state open load disable

6	HB7_OPL_DIS	0: HB7 ON-state open load enable (default value) 1: HB7 ON-state open load disable
5	HB6_OPL_DIS	0: HB6 ON-state open load enable (default value) 1: HB6 ON-state open load disable
4	HB5_OPL_DIS	0: HB5 ON-state open load enable (default value) 1: HB5 ON-state open load disable
3	HB4_OPL_DIS	0: HB4 ON-state open load enable (default value) 1: HB4 ON-state open load disable
2	HB3_OPL_DIS	0: HB3 ON-state open load enable (default value) 1: HB3 ON-state open load disable
1	HB2_OPL_DIS	0: HB2 ON-state open load enable (default value) 1: HB2 ON-state open load disable
0	HB1_OPL_DIS	0: HB1 ON-state open load enable (default value) 1: HB1 ON-state open load disable

Table 7.59 OPL_OC_CTRL_2 register (REG_ADDR=0x20)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	OPL_mask_FLT	OPL_HB_ACT	Reserved	OC_OFF_SR	Reserved			
Operation Type	RW	RW	RW	RW	RW			
Default	0	0	0	0	0000			

Table 7.60 OPL_OC_CTRL_2 control register description

Bit	Field Name	Description
7	OPL_mask_FLT	0: open load unmasked, reported on nFAULT (default value) 1: open load event is masked, not reported on nFAULT
6	OPL_HB_ACT	0: HB OFF after ON-state OPL detected (default) 1: HB remains active after ON-state OPL detected
5	Reserved	Reserved, '0' shall be used
4	OC_OFF_SR	0: OCP event fast turn off slew rate (default value) 1: OCP event slow turn off slew rate
3	Reserved	Reserved, '0000' shall be used
2		
1		
0		

Table 7.61 OPL_OC_CTRL_3 register (REG_ADDR=0x21)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	OC_FILTER			Reserved				
Operation Type	RW			RW				
Default	000			00000				

Table 7.62 OPL_OC_CTRL_3 control register description

Bit	Field Name	Description
7	OC_FILTER	OCP typical deglitch filter timing 000: 10μs (default value)
		001: 5μs
		010: 2.5μs
		011: 1μs
6		100: 60μs

5		101: 40µs 110: 30µs 111: 20µs
4	Reserved	Reserved, '00000' shall be used
3		
2		
1		
0		

Table 7.63 OPL_CTRL_4 register (REG_ADDR=0x22)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_OPL_TH	HB7_OPL_TH	HB6_OPL_TH	HB5_OPL_TH	HB4_OPL_TH	HB3_OPL_TH	HB2_OPL_TH	HB1_OPL_TH
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.64 OPL_CTRL_4 control register description

Bit	Field Name	Description
7	HB8_OPL_TH	0: HB8 ON state open load normal threshold and long open load filter used (default value) 1: HB8 ON state open load low threshold and short open load filter used
6	HB7_OPL_TH	0: HB7 ON state open load normal threshold and long open load filter used (default value) 1: HB7 ON state open load low threshold and short open load filter used
5	HB6_OPL_TH	0: HB6 ON state open load normal threshold and long open load filter used (default value) 1: HB6 ON state open load low threshold and short open load filter used
4	HB5_OPL_TH	0: HB5 ON state open load normal threshold and long open load filter used (default value) 1: HB5 ON state open load low threshold and short open load filter used
3	HB4_OPL_TH	0: HB4 ON state open load normal threshold and long open load filter used (default value) 1: HB4 ON state open load low threshold and short open load filter used
2	HB3_OPL_TH	0: HB3 ON state open load normal threshold and long open load filter used (default value) 1: HB3 ON state open load low threshold and short open load filter used
1	HB2_OPL_TH	0: HB2 ON state open load normal threshold and long open load filter used (default value) 1: HB2 ON state open load low threshold and short open load filter used
0	HB1_OPL_TH	0: HB1 ON state open load normal threshold and long open load filter used (default value) 1: HB1 ON state open load low threshold and short open load filter used

Table 7.65 GEN_CTRL_1 register (REG_ADDR=0x25)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	SS_MOD		SS_DEV	RD_CLR_EN	unlock	SPI_ERR	Reserved	
Operation Type	RW		RW	RW	RW	RLR	RO	
Default	00		0	0	0	0	00	

Table 7.66 GEN_CTRL_1 control register description

BIT	Field Name	Description
7	SS_MOD	spread spectrum configuration
		00: disable spread spectrum (default value)
		01: modulation freq 7.8125 kHz
		10: modulation freq 15.625 kHz
		11: modulation freq 31.25 kHz
5	SS_DEV	0: modulation deviation 5% (typ) (default value) 1: modulation deviation 10% (typ)

4	RD_CLR_EN	0: SPI read command to clear diagnosis flag disable (default value) 1: SPI read command to clear diagnosis flag enable
3	unlock	0: OPL_CTRL_9 address 0x2E register bit7~bit5 (OCPH_CONF, VM_OVPH_CONF, OPL_FILTER_SEL) 3 bits are in lock, write operation is ignored. (default value) 1: OPL_CTRL_9 address 0x2E register bit7~bit5 OCPH_CONF, VM_OVPH_CONF, OPL_FILTER_SEL) 3 bits are unlock, write operation is available. Note: Unlock function can temporarily allow user to change the 3 bits setting value. After power up, the 3 bits in OPL_CTRL_9 related with unlock function, are reset to default, and only determined by internal OTP.
2	SPI_ERR	0: No SPI communication error is detected. (default value). 1: An SPI communication error is detected.
1	Reserved	Reserved, '00' shall be used
0		

Table 7.67 OPL_CTRL_5 register (REG_ADDR=0x28)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB4_OFF_PU_EN	HB4_OFF_PD_EN	HB3_OFF_PU_EN	HB3_OFF_PD_EN	HB2_OFF_PU_EN	HB2_OFF_PD_EN	HB1_OFF_PU_EN	HB1_OFF_PD_EN
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.68 OPL_CTRL_5 control register description

Bit	Field Name	Description
7	HB4_OFF_PU_EN	0: HB4 off state open load pull up current disabled (default value) 1: HB4 off state open load pull up current enabled
6	HB4_OFF_PD_EN	0: HB4 off state open load pull down current disabled (default value) 1: HB4 off state open load pull down current enabled
5	HB3_OFF_PU_EN	0: HB3 off state open load pull up current disabled (default value) 1: HB3 off state open load pull up current enabled
4	HB3_OFF_PD_EN	0: HB3 off state open load pull down current disabled (default value) 1: HB3 off state open load pull down current enabled
3	HB2_OFF_PU_EN	0: HB2 off state open load pull up current disabled (default value) 1: HB2 off state open load pull up current enabled
2	HB2_OFF_PD_EN	0: HB2 off state open load pull down current disabled (default value) 1: HB2 off state open load pull down current enabled
1	HB1_OFF_PU_EN	0: HB1 off state open load pull up current disabled (default value) 1: HB1 off state open load pull up current enabled
0	HB1_OFF_PD_EN	0: HB1 off state open load pull down current disabled (default value) 1: HB1 off state open load pull down current enabled

Table 7.69 OPL_CTRL_6 register (REG_ADDR=0x29)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_OFF_PU_EN	HB8_OFF_PD_EN	HB7_OFF_PU_EN	HB7_OFF_PD_EN	HB6_OFF_PU_EN	HB6_OFF_PD_EN	HB5_OFF_PU_EN	HB5_OFF_PD_EN
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.70 OPL_CTRL_6 control register description

Bit	Field Name	Description
-----	------------	-------------

7	HB8_OFF_PU_EN	0: HB8 off state open load pull up current disabled (default value) 1: HB8 off state open load pull up current enabled
6	HB8_OFF_PD_EN	0: HB8 off state open load pull down current disabled (default value) 1: HB8 off state open load pull down current enabled
5	HB7_OFF_PU_EN	0: HB7 off state open load pull up current disabled (default value) 1: HB7 off state open load pull up current enabled
4	HB7_OFF_PD_EN	0: HB7 off state open load pull down current disabled (default value) 1: HB7 off state open load pull down current enabled
3	HB6_OFF_PU_EN	0: HB6 off state open load pull up current disabled (default value) 1: HB6 off state open load pull up current enabled
2	HB6_OFF_PD_EN	0: HB6 off state open load pull down current disabled (default value) 1: HB6 off state open load pull down current enabled
1	HB5_OFF_PU_EN	0: HB5 off state open load pull up current disabled (default value) 1: HB5 off state open load pull up current enabled
0	HB5_OFF_PD_EN	0: HB5 off state open load pull down current disabled (default value) 1: HB5 off state open load pull down current enabled

Table 7.71 OPL_CTRL_8 register (REG_ADDR=0x2D)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	HB8_IPUPD_MODE	HB7_IPUPD_MODE	HB6_IPUPD_MODE	HB5_IPUPD_MODE	HB4_IPUPD_MODE	HB3_IPUPD_MODE	HB2_IPUPD_MODE	HB1_IPUPD_MODE
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.72 OPL_CTRL_8 control register description

Bit	Field Name	Description
7	HB8_IPUPD_MODE	0: HB8 off diag fast charge current disable, low pull up / pull down current (default value) 1: HB8 off diag fast charge current enable, high pull up / pull down current
6	HB7_IPUPD_MODE	0: HB7 off diag fast charge current disable, low pull up / pull down current (default value) 1: HB7 off diag fast charge current enable, high pull up / pull down current
5	HB6_IPUPD_MODE	0: HB6 off diag fast charge current disable, low pull up / pull down current (default value) 1: HB6 off diag fast charge current enable, high pull up / pull down current
4	HB5_IPUPD_MODE	0: HB5 off diag fast charge current disable, low pull up / pull down current (default value) 1: HB5 off diag fast charge current enable, high pull up / pull down current
3	HB4_IPUPD_MODE	0: HB4 off diag fast charge current disable, low pull up / pull down current (default value) 1: HB4 off diag fast charge current enable, high pull up / pull down current
2	HB3_IPUPD_MODE	0: HB3 off diag fast charge current disable, low pull up / pull down current (default value) 1: HB3 off diag fast charge current enable, high pull up / pull down current
1	HB2_IPUPD_MODE	0: HB2 off diag fast charge current disable, low pull up / pull down current (default value) 1: HB2 off diag fast charge current enable, high pull up / pull down current
0	HB1_IPUPD_MODE	0: HB1 off diag fast charge current disable, low pull up / pull down current (default value) 1: HB1 off diag fast charge current enable, high pull up / pull down current

Table 7.73 OPL_CTRL_9 register (REG_ADDR=0x2E)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	OCPH_CONF	VM_OVPH_CONF	OPL_FILTER_SEL	Reserved				
Operation Type	RW	RW	RW	RW				
Default	0	0	0	00000				

Table 7.74 OPL_CTRL_9 control register description

Bit	Field Name	Description
-----	------------	-------------

7	OCPH_CONF	0: OCP threshold typ 1.3A (default value) 1: OCP threshold typ 1.8A Note: It is not suggested to change OCP threshold setting, and default value after POR is determined by OTP
6	VM_OVPH_CONF	0: OVPH threshold typ 35V (default value) 1: OVPH threshold typ 37V Note: It is not suggested to change OVP threshold setting, and default value after POR is determined by OTP
5	OPL_FILTER_SEL	Select OPL filter time 0: OPL_FILTER depends on the configuration of HBx_OPL_TH, when HBx_OPL_TH = 0b, OPL filter is typical 3ms, when HBx_OPL_TH = 1b, OPL filter is typical 200μs 1: OPL_FILTER depends on the configuration of HBx_PWM_EN, when HBx_PWM_EN = 0b, OPL filter is typical 3ms, when HBx_PWM_EN = 1b, OPL filter is typical 200μs
4	Reserved	Reserved, '00000' shall be used
3		
2		
1		
0		

Table 7.75 PWM_FREQ_CTRL3 register (REG_ADDR=0x3E)

	D7	D6	D5	D4	D3	D2	D1	D0
Field Name	PWM8_FREQ_ADD	PWM7_FREQ_ADD	PWM6_FREQ_ADD	PWM5_FREQ_ADD	PWM4_FREQ_ADD	PWM3_FREQ_ADD	PWM2_FREQ_ADD	PWM1_FREQ_ADD
Operation Type	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0

Table 7.76 PWM_FREQ_CTRL3 control register description

Bit	Field Name	Description
7	PWM8_FREQ_ADD	0: PWM8 frequency is 80Hz/100Hz/200Hz/2kHz when PWM8_FREQ = 00/01/10/11 1: PWM8 frequency is 280Hz/400Hz/650Hz/1kHz when PWM8_FREQ = 00/01/10/11
6	PWM7_FREQ_ADD	0: PWM7 frequency is 80Hz/100Hz/200Hz/2kHz when PWM7_FREQ = 00/01/10/11 1: PWM7 frequency is 280Hz/400Hz/650Hz/1kHz when PWM7_FREQ = 00/01/10/11
5	PWM6_FREQ_ADD	0: PWM6 frequency is 80Hz/100Hz/200Hz/2kHz when PWM6_FREQ = 00/01/10/11 1: PWM6 frequency is 280Hz/400Hz/650Hz/1kHz when PWM6_FREQ = 00/01/10/11
4	PWM5_FREQ_ADD	0: PWM5 frequency is 80Hz/100Hz/200Hz/2kHz when PWM5_FREQ = 00/01/10/11 1: PWM5 frequency is 280Hz/400Hz/650Hz/1kHz when PWM5_FREQ = 00/01/10/11
3	PWM4_FREQ_ADD	0: PWM4 frequency is 80Hz/100Hz/200Hz/2kHz when PWM4_FREQ = 00/01/10/11 1: PWM4 frequency is 280Hz/400Hz/650Hz/1kHz when PWM4_FREQ = 00/01/10/11
2	PWM3_FREQ_ADD	0: PWM3 frequency is 80Hz/100Hz/200Hz/2kHz when PWM3_FREQ = 00/01/10/11 1: PWM3 frequency is 280Hz/400Hz/650Hz/1kHz when PWM3_FREQ = 00/01/10/11
1	PWM2_FREQ_ADD	0: PWM2 frequency is 80Hz/100Hz/200Hz/2kHz when PWM2_FREQ = 00/01/10/11 1: PWM2 frequency is 280Hz/400Hz/650Hz/1kHz when PWM2_FREQ = 00/01/10/11
0	PWM1_FREQ_ADD	0: PWM1 frequency is 80Hz/100Hz/200Hz/2kHz when PWM1_FREQ = 00/01/10/11 1: PWM1 frequency is 280Hz/400Hz/650Hz/1kHz when PWM1_FREQ = 00/01/10/11

8. Application Information

8.1. Application Diagram




Figure 8.1 Typical application connection for DC motor




Figure 8.2 Typical application connection for side mirror control

9. Package Information

9.1. HTSSOP24 Package Information




Figure 9.1 HTSSOP24 package information

9.2. HTSOP24 Package Information




Figure 9.2 HTSOP24 package information

9.3. VQFN32 Package Information





Figure 9.3 VQFN32 package information

10. Ordering Information

Orderable Part	SPQ	MPQ	Package Type Pins	Operating Temp	MSL	Device Marking	Soldering Peak Temp	Eco Plan
NSD8318-Q1HTSXR	4000	4000	HTSSOP24	-40 to 125°C	3	NSD83 18Q	260C-UNLIM	RoHS
NSD8318-Q1HTSBR	4000	4000	HTSOP24	-40 to 125°C	3	NSD83 18Q	260C-UNLIM	RoHS
NSD8318-Q1QANR	5000	5000	VQFN32	-40 to 125°C	3	NSD83 18Q	260C-UNLIM	RoHS

11. Tape and Reel Information

11.1.HTSSOP24 Tape and Reel Information



NOTES:
1.MATERIAL:Black conductive polystyrene
2.ALL DIMS IN MM

Figure 11.1 Tape and Reel Information of HTSSOP24

11.2. HTSOP24 Tape and Reel Information





Figure 11.2 Tape and Reel Information of HTSOP24

11.3.VQFN32 Tape and Reel Information



Note:

1. Unit is mm
2. Device Pin 1 is in Q2 Quadrant

Figure 11.3 Tape and Reel Information of VQFN32

12. Revision History

Revision	Description	Date
1.0	Initial version	2026/02/09

IMPORTANT NOTICE

The information given in this document (the “Document”) shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party’s intellectual property rights.

Users of this Document shall be solely responsible for the use of NOVOSENSE’s products and applications, and for the safety thereof. Users shall comply with all laws, regulations and requirements related to NOVOSENSE’s products and applications, although information or support related to any application may still be provided by NOVOSENSE.

This Document is provided on an “AS IS” basis, and is intended only for skilled developers designing with NOVOSENSE’s products. NOVOSENSE reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided without notice. NOVOSENSE authorizes users to use this Document exclusively for the development of relevant applications or systems designed to integrate NOVOSENSE’s products. No license to any intellectual property rights of NOVOSENSE is granted by implication or otherwise. Using this Document for any other purpose, or any unauthorized reproduction or display of this Document is strictly prohibited. In no event shall NOVOSENSE be liable for any claims, damages, costs, losses or liabilities arising out of or in connection with this Document or the use of this Document.

For further information on applications, products and technologies, please contact NOVOSENSE (www.novosns.com).

Suzhou NOVOSENSE Microelectronics Co., Ltd