

## Product Overview

The NCA1043B high-speed CAN transceiver provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The NCA1043B offers excellent Electro Magnetic Compatibility (EMC) and Electro Static Discharge (ESD) performance, very low power consumption, and passive behavior when the supply voltage is turned off.

These features make the NCA1043B the ideal choice for high-speed CAN networks containing nodes that need to be available all times, even when the internal  $V_{IO}$  and  $V_{CC}$  supplies are switched off.

## Key Features

- Fully compatible with the ISO11898-2 standard and SAE J2284-1 to SAE J2284-5
- I/O voltage range supports 3V and 5V MCU
- Bus fault protection of -58V to +58V
- Transmit data (TXD) dominant time out function
- Bus dominant time out function
- Low-power management controls the power supply throughout the node while supporting local and remote wake-up with wake-up source recognition
- Several protection and diagnostic functions including bus line short-circuit detection and battery connection detection
- CAN FD Data rate: up to 5Mbps
- Low loop delay: <250ns
- Operation temperature: -40°C~125°C
- AEC-Q100 qualified for automotive applications
- RoHS-compliant packages: SOP14, DFN14

## Applications

- 12-V or 24-V System applications
- Automotive and transportation
  - Advanced driver assistance system (ADAS)
  - Infotainment
  - Cluster
  - Body electronics & lighting

## Device Information

Part Number	Package	Body Size
NCA1043B-Q1SPKR	SOP14	8.63mm × 3.90mm
NCA1043B-Q1DNKR	DFN14	4.50mm × 3.00mm

## Functional Block Diagrams




Figure 1 NCA1043B Block Diagram

## INDEX

<b>1. PIN CONFIGURATION AND FUNCTIONS .....</b>	<b>3</b>
<b>2. ABSOLUTE MAXIMUM RATINGS .....</b>	<b>4</b>
<b>3. ESD RATINGS .....</b>	<b>4</b>
<b>4. RECOMMENDED OPERATING CONDITIONS .....</b>	<b>5</b>
<b>5. THERMAL INFORMATION.....</b>	<b>5</b>
<b>6. SPECIFICATIONS .....</b>	<b>5</b>
<b>6.1. STATIC CHARACTERISTICS .....</b>	<b>5</b>
<b>6.2. DYNAMIC CHARACTERISTICS .....</b>	<b>8</b>
<b>6.3. PARAMETER MEASUREMENT INFORMATION.....</b>	<b>10</b>
<b>6.4. TYPICAL PERFORMANCE CHARACTERISTICS.....</b>	<b>12</b>
<b>7. FUNCTION DESCRIPTION .....</b>	<b>13</b>
<b>7.1. OPERATING MODES .....</b>	<b>13</b>
7.1.1. Normal mode.....	14
7.1.2. Listen-only mode.....	14
7.1.3. Standby mode .....	14
7.1.4. Go-to-Sleep mode .....	14
7.1.5. Sleep mode.....	14
<b>7.2. INTERNAL FLAGS.....</b>	<b>14</b>
7.2.1. UV <sub>NOM</sub> flag.....	15
7.2.2. UV <sub>BAT</sub> flag.....	15
7.2.3. Pwon flag.....	15
7.2.4. Wake flag.....	15
7.2.5. Remote wake-up (via the CAN bus).....	16
7.2.6. Wake-up source flag .....	16
7.2.7. Bus failure flag .....	16
7.2.8. Local failure flag .....	16
<b>7.3. LOCAL FAILURES.....</b>	<b>16</b>
7.3.1. TXD dominant time-out function .....	16
7.3.2. TXD-to-RXD short-circuit detection.....	17
7.3.3. Bus dominant time-out function .....	17
7.3.4. Overtemperature detection .....	17
<b>7.4. VIO SUPPLY PIN.....</b>	<b>17</b>
<b>7.5. WAKE PIN.....</b>	<b>17</b>
<b>8. APPLICATION NOTE .....</b>	<b>18</b>
<b>8.1. TYPICAL APPLICATION CIRCUIT.....</b>	<b>18</b>
<b>9. PACKAGE INFORMATION .....</b>	<b>19</b>
<b>10. ORDERING INFORMATION .....</b>	<b>21</b>
<b>11. TAPE AND REEL INFORMATION .....</b>	<b>22</b>
<b>12. REVISION HISTORY.....</b>	<b>24</b>

## 1. Pin Configuration and Functions




Figure 1.1 NCA1043B Package

Table 1.1 NCA1043B Pin Configuration and Description

NSI8266W PIN NO.	SYMBOL	FUNCTION
1	TXD	CAN transmit data input (Internal weak pull-up ,LOW for dominant and HIGH for recessive bus states)
2	GND	Ground
3	VCC	Power Supply
4	RXD	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
5	VIO	Logic I/O supply voltage
6	EN	enable control input (Internal weak pull-down)
7	INH	inhibit output for switching external voltage regulators
8	/ERR	error and power-on indication output (active LOW)
9	WAKE	local wake-up input (Internal weak pull-up and down)
10	VBAT	battery supply voltage
11	NC	No connection
12	CANL	Low-level CAN bus line
13	CANH	High-level CAN bus line
14	/STB	STB (standby mode) select pin (active LOW, Internal weak pull-down)

## 2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	$V_{CC}, V_{IO}$	-0.3		7	V	
	$V_{BAT}$	-0.3		58	V	
I/O Voltage	TXD, RXD, STB_N, EN, ERR_N	-0.3		7	V	
	INH and WAKE	-0.3		58	V	
	$V_{CANH}, V_{CANL}$	-58		58	V	
Voltage Between pin CANH and pin CANL	$V_{(CANH-CANL)}$	-58		58	V	
Current on pin WAKE	$I_{WAKE}$	-15			mA	
Transient Voltage	$V_{trt}$	-100			V	On pin CANH and CANL, VBAT, ISO 7637- 3 pulses 1
				75	V	On pin CANH and CANL, VBAT, ISO 7637- 3 pulses 2a
		-150			V	On pin CANH and CANL, VBAT, ISO 7637- 3 pulses 3a
				100	V	On pin CANH and CANL, VBAT, ISO 7637- 3 pulses 3b
Junction Temperature	$T_j$	-40		150	°C	
Storage Temperature	$T_{stg}$	-65		150	°C	

## 3. ESD Ratings

Ratings		Value	Unit
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD		
	● CANH,CANL to GND	± 8.0	kV
	● Other pins	± 4.0	kV
	Charged device model (CDM), per AEC-Q100-011-RevB		
	● All pins	± 2.0	kV
	System, per IEC 61000 4 2 (150 pF, 330 Ω at pins CANH and	± 8.0	kV

CANL to GND

## 4. Recommended Operating Conditions

Parameters	Symbol	Min	Typ	Max	unit
Power Supply Voltage	V <sub>BAT</sub>	4.5		40	V
	V <sub>CC</sub>	4.5		5.5	V
	V <sub>IO</sub>	2.8		5.5	V
TXD High level input voltage	V <sub>IH(TXD)</sub>	0.7*V <sub>IO</sub>		V <sub>IO</sub> +0.3	V
TXD Low level input voltage	V <sub>IL(TXD)</sub>	-0.3		0.3*V <sub>IO</sub>	V
RXD Output High current	I <sub>OH</sub>	-12		-1	mA
RXD Output Low current	I <sub>OL</sub>	2		14	mA
Operating Temperature	T <sub>opr</sub>	-40		125	°C

## 5. Thermal Information

Parameters	Symbol	SOP14	DFN14	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	78	33.1	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	33.6	30.5	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	34.7	10.8	°C/W

## 6. Specifications

### 6.1. Static Characteristics

(V<sub>CC</sub>=4.5V~5.5V, V<sub>IO</sub>=2.8V~5.5V, V<sub>BAT</sub>4.5V~40V, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at V<sub>CC</sub>=5V, V<sub>IO</sub>=3.3V, V<sub>BAT</sub>=12V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply Voltage	V <sub>CC</sub>	4.5		5.5	V	
	V <sub>uvd(VCC)</sub>	3		4.3	V	undervoltage detection voltage on pin VCC
	V <sub>IO</sub>	2.8		5.5	V	
	V <sub>uvd(VIO)</sub>	0.8		2.5	V	undervoltage detection voltage on pin VIO
	V <sub>BAT</sub>	4.5		40	V	
	V <sub>uvd(VBAT)</sub>	3		4.3	V	undervoltage detection voltage on pin VBAT
supply current on pin VCC	I <sub>CC</sub>			65	mA	TXD=0, R <sub>L</sub> =60Ω, Normal mode

Parameters	Symbol	Min	Typ	Max	Unit	Comments
				109	mA	Normal mode, TXD=0, short circuit on bus lines: $-3V < (V_{CANH} = V_{CANL}) < 18V$
				9	mA	TXD=V <sub>IO</sub> , Normal mode or Listen only mode
				3.5	uA	Standby or Sleep mode
supply current on pin VIO	I <sub>IO</sub>			350	uA	Normal mode, TXD=0, R <sub>L</sub> =60Ω
				4	uA	TXD=V <sub>IO</sub> , Normal or Listen only mode
				4	uA	Standby or Sleep mode
supply current on pin VBAT	I <sub>BAT</sub>			50	uA	Normal or Listen only mode
			18	40	uA	Standby mode, V <sub>INH</sub> =V <sub>WAKE</sub> =V <sub>BAT</sub> , V <sub>CC</sub> >4.5V
			18	40	uA	Sleep mode, V <sub>INH</sub> =V <sub>CC</sub> =V <sub>IO</sub> =0, V <sub>WAKE</sub> =V <sub>BAT</sub>
Thermal-Shutdown Threshold	T <sub>TS</sub>		190		°C	
<b>Logic Side</b>						
High level input voltage	V <sub>IH</sub>	0.7*V <sub>IO</sub>		V <sub>IO</sub> +0.3	V	TXD & STB_N, EN pin
Low level input voltage	V <sub>IL</sub>	-0.3		0.3*V <sub>IO</sub>	V	TXD & STB_N, EN pin
High level input current	I <sub>IH</sub>	-5		5	uA	TXD pin, V <sub>IN</sub> =V <sub>IO</sub>
High level input current	I <sub>IH</sub>	1		10	uA	STB_N, EN pin, V <sub>IN</sub> =V <sub>IO</sub>
Low level input current	I <sub>IL</sub>	-260		-30	uA	TXD pin, TXD=0
Low level input current	I <sub>IL</sub>	-1		1	uA	STB_N, EN pin, V <sub>IN</sub> =0
Output High current	I <sub>OH</sub>	-12	-3	-1	mA	RXD=V <sub>IO</sub> -0.4V
		-50		-4	uA	ERR_N=V <sub>IO</sub> -0.4, V <sub>IO</sub> =V <sub>CC</sub>
Output Low current	I <sub>OL</sub>	2	5	14	mA	RXD=0.4V
		0.1		2	mA	ERR_N=0.4V
Input Capacitance	C <sub>IN</sub>		2		pF	TXD pin, Not tested in production, guaranteed by design.
<b>WAKE</b>						
High level Input current	I <sub>IH</sub>	-10		-1	uA	V <sub>WAKE</sub> =V <sub>BAT</sub> -1.9V
Low level Input current	I <sub>IL</sub>	1		10	uA	V <sub>WAKE</sub> =V <sub>BAT</sub> -3.1V
Threshold voltage	V <sub>th</sub>	V <sub>BAT</sub> -3		V <sub>BAT</sub> -2	V	V <sub>STB_N</sub> =0

Parameters	Symbol	Min	Typ	Max	Unit	Comments
INH						
High level voltage drop	$\Delta V_H$	0		0.8	V	$I_{INH}=-0.18\text{mA}$
Leakage current	$I_L$	-2		2	$\mu\text{A}$	Sleep mode
Driver						
CANH output voltage (Dominant)	$V_{OH(D)}$	2.75		4.5	V	$V_{TXD}=0\text{V}$ , $R_{Load} =50$ to $65\Omega$
CANL output voltage (Dominant)	$V_{OL(D)}$	0.5		2.25	V	$V_{TXD}=0\text{V}$ , $R_{Load} =50$ to $65\Omega$
Transmitter dominant voltage symmetry	$V_{dom(TX)sym}$	-400		400	mV	$V_{dom(TX)sym}=V_{CC}-V_{CANH}-V_{CANL}$
transmitter voltage symmetry	$V_{TXsym}$	0.9VCC		1.1VCC	V	$V_{TXsym} = V_{CANH} + V_{CANL}$ $f_{TXD} = 250\text{ kHz}$ , $1\text{ MHz}$ and $2.5\text{ MHz}$ Not tested in production, guaranteed by design. See Figure 6.5
CAN bus output voltage (Recessive)	$V_{O(R)}$	2	0..5V <sub>CC</sub>	3	V	Normal or Listen-only mode, $V_{TXD}=V_{IO}$ , no load
		-0.1		0.1	V	Standby or Sleep mode, no load
Differential output voltage (Dominant)	$V_{OD(D)}$	1.5		3	V	$V_{TXD}=0\text{V}$ , $R_{Load} =45$ to $65\Omega$
		1.5		3.3	V	$V_{TXD}=0\text{V}$ , $R_{Load} =45$ to $70\Omega$
		1.5		5		$V_{TXD}=0\text{V}$ , $R_{Load} =2240\Omega$
Differential output voltage (Recessive)	$V_{OD(R)}$	-50		50	mV	Normal or listen only mode, $V_{TXD}=V_{IO}$
		-0.2		0.2	V	Standby or sleep mode
Common-mode output voltage	$V_{OC}$	2	0..5V <sub>CC</sub>	3	V	
Peak-to-peak Common-mode output voltage	$V_{OC(PP)}$		250		mV	
Short- circuit output current	$I_{OS}$	-100		-40	mA	Test CANH, $TXD=0$ , $V_{CANH}=-15\text{V}$ to $+40\text{ V}$
		40		100	mA	Test CANL, $TXD=0$ , $V_{CANL}=-15\text{ V}$ to $+40\text{ V}$
		-3		3	mA	Normal mode; $V_{TXD}=V_{IO}$ ; $V_{CANH} = V_{CANL} =-27\text{ V}$ to $+32\text{ V}$
Receiver						

Parameters	Symbol	Min	Typ	Max	Unit	Comments
differential receiver threshold voltage	$V_{th(RX)dif}$	0.5		0.9	V	-30 V< $V_{CANL}$ <+30 V; -30 V< $V_{CANH}$ <+30 V; normal or listen only mode
		0.4		1.15	V	-30 V< $V_{CANL}$ <+30 V; -30V< $V_{CANH}$ <+30 V; standby or sleep mode
receiver recessive voltage	$V_{rec(RX)}$	-4		0.5	V	-30 V< $V_{CANL}$ <+30 V; -30 V< $V_{CANH}$ <+30 V; normal or listen only mode
		-4		0.4	V	-30V< $V_{CANL}$ <+30 V; -30V< $V_{CANH}$ <+30 V; standby or sleep mode
receiver dominant voltage	$V_{dom(RX)}$	0.9		9	V	-30 V< $V_{CANL}$ <+30 V; -30 V< $V_{CANH}$ <+30 V; normal or listen only mode
		1.15		9	V	-30 V< $V_{CANL}$ <+30 V; -30V< $V_{CANH}$ <+30 V; standby or sleep mode
Hysteresis voltage	$V_{HYS}$		50		mV	-30 V< $V_{CANL}$ <+30 V, -30 V< $V_{CANH}$ <+30 V normal or listen only mode
Power-off (unpowered) bus input leakage current	$I_{IOFF(LKG)}$	100		400	uA	$V_{CANH} = V_{CANL} = 5\text{ V}$ , $V_{CC} = 0\text{ V}$
		-2		8	uA	$V_{CANH} = V_{CANL} = 5\text{ V}$ , $V_{BAT} = 0\text{ V}$
		-2		8	uA	$V_{CC}=V_{IO}=V_{BAT} = 0\text{ V}$ or $V_{CC}=V_{IO}=V_{BAT}$ =shorted to ground via 47 k $\Omega$ ; $V_{CANH} = V_{CANL} = 5\text{ V}$
common-mode input capacitance	$C_i$			20	pF	guaranteed by design
Differential input capacitance	$C_{ID}$			10	pF	guaranteed by design
Differential input resistance	$R_{ID}$	18	30	56	k $\Omega$	-2V< $V_{CANL}$ <+7V, -2V< $V_{CANH}$ <+7V;
Input resistance	$R_{IN}$	9	15	28	k $\Omega$	-2 V< $V_{CANL}$ <+7 V, -2V< $V_{CANH}$ <+7 V;
Input resistance matching	$R_{Imatch}$	-3		+3	%	0 V< $V_{CANL}$ <+5 V, 0V< $V_{CANH}$ <+5 V;
Common-mode voltage range	$V_{CM}$	-30		+30	V	

## 6.2. Dynamic Characteristics

( $V_{CC}=4.5\text{V}\sim 5.5\text{V}$ ,  $V_{IO}=2.8\text{V}\sim 5.5\text{V}$ ,  $V_{BAT}4.5\text{V}\sim 40\text{V}$ ,  $T_a=-40^\circ\text{C}$  to  $125^\circ\text{C}$ . Unless otherwise noted, Typical values are at  $V_{CC}=5\text{V}$ ,  $V_{IO}=3.3\text{V}$ ,  $V_{BAT}=12\text{V}$ ,  $T_a = 25^\circ\text{C}$ )



Parameters	Symbol	Min	Typ	Max	Unit	Comments
delay time from TXD Low to RXD Low	$t_{d(TXDL-RXDL)}$	40		240	ns	Driver input to receiver output, Recessive to Dominant, normal mode, see Figure 6.4
delay time from TXD High to RXD High	$t_{d(TXDH-RXDH)}$	40		240	ns	Driver input to receiver output, Dominant to Recessive, normal mode, see Figure 6.4
undervoltage detection time	$t_{det(uv)}$	100		350	ms	guaranteed by design
undervoltage recovery time	$t_{rec(uv)}$	1		5	ms	guaranteed by design
transmitted recessive bit width	$t_{bit(bus)}$	435		530	ns	$t_{bit(TXD)} = 500$ ns, see Figure 6.4
		155		210	ns	$t_{bit(TXD)} = 200$ ns, see Figure 6.4
bit time on pin RXD	$t_{bit(RXD)}$	400		550	ns	$t_{bit(TXD)} = 500$ ns, see Figure 6.4
		120		220	ns	$t_{bit(TXD)} = 200$ ns, see Figure 6.4
delay time from TXD to bus dominant	$t_{d(TXD-busdom)}$		65		ns	Normal mode. see Figure 6.4
delay time from TXD to bus recessive	$t_{d(TXD-busres)}$		70		ns	Normal mode, see Figure 6.4
delay time from bus dominant to RXD	$t_{d(busdom-RXD)}$		80		ns	Normal or listen only mode, see Figure 6.4
delay time from bus recessive to RXD	$t_{d(busres-RXD)}$		90		ns	Normal or listen only mode, see Figure 6.4
Receiver timing symmetry	$\Delta t_{rec}$	-65		40	ns	$t_{bit(TXD)} = 500$ ns
		-45		15	ns	$t_{bit(TXD)} = 200$ ns
TXD dominant time-out time	$t_{TXD\_DTO}$	0.35		1.5	ms	$V_{TXD} = 0$ V; Normal mode
Bus dominant time out time	$t_{bus\_DTO}$	0.35		1.5	ms	Listen-only mode
hold time	$t_h$	20		120	us	from issuing go-to-sleep command to entering Sleep mode
bus dominant wake-up time	$t_{wake(busdom)}$	0.5		3.5	us	Standby or Sleep mode, $V_{BAT} = 12$ V
bus recessive wake-up time	$t_{wake(busres)}$	0.5		3.5	us	Standby or Sleep mode, $V_{BAT} = 12$ V
bus wake-up timeout time	$t_{to(wake)bus}$	0.5		2	ms	bus wake-up filter time

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Wakeup time	$t_{wake}$	5		100	us	in response to a falling or rising edge on pin WAKE; Standby or Sleep mode

### 6.3. Parameter Measurement Information




Figure 6.1 Driver Voltage, Current and Test Definitions




Figure 6.2 Bus Logic State Voltage Definitions




Figure 6.3 Receiver Voltage and Current Definitions




Figure 6.4 CAN timing definitions




Figure 6.5 Transceiver Driver Symmetry Test Circuit




Figure 6.6 Timing test circuit





Figure 6.7 TXD Dominant Time Out Test Circuit and Measurement

#### 6.4. Typical Performance Characteristics

Figure 6.8 V<sub>OD(D)</sub> vs temperature ( $R_{Load} = 60\Omega$ )

## 7. Function Description

The NCA1043B is a stand-alone high-speed CAN transceiver with a number of operating modes, fail-safe features and diagnostic features that offer enhanced system reliability and advanced power management. The transceiver has excellent EMC and ESD capability and quiescent current capability. Slope control and high DC handling capability on the bus pins provide additional application flexibility.

### 7.1. Operating modes

The NCA1043B supports five operating modes. Control pins STB\_N and EN are used to select the operating mode. Switching between modes allows access to a number of diagnostics flags via pin ERR\_N. Figure 7.1 and Table 7.1 describes how to switch between modes.




Figure 7.1 Mode transition

Note1: The mode switching is in the precondition of UV<sub>BAT</sub> is set.

Table 7.1 Operating mode selection

Internal flags			Control pins		Operating mode	INH
UV <sub>NOM</sub>	UV <sub>BAT</sub>	Wake	STB_N	EN		
<b>From Normal, Listen-only, Standby and Go-to-Sleep modes</b>						
set	x	x	x	x	Sleep mode	floating
cleared	set	x	High	x	Standby mode	High
cleared	x	set	Low	x	Standby mode	High
cleared	x	cleared	Low	Low	Standby mode	High
cleared	x	cleared	Low	High	Go-to-Sleep mode	High
cleared	cleared	x	High	Low	Listen-only mode	High
cleared	cleared	x	High	High	Normal mode	High
<b>From Sleep mode</b>						
set	x	x	x	x	Sleep mode	floating
cleared	set	x	High	x	Standby mode	High
cleared	x	set	Low	x	Standby mode	High
cleared	x	cleared	Low	x	Sleep mode	floating
cleared	cleared	x	High	Low	Listen-only mode	High
cleared	cleared	x	High	High	Normal mode	High

### 7.1.1. Normal mode

In Normal mode, the transceiver can transmit and receive data via the bus lines CANH and CANL (see Figure 1 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible EME. The bus pins are biased to  $0.5V_{CC}$  (via  $R_i$ ). Pin INH is active, so voltage regulators controlled by pin INH will be active too.

### 7.1.2. Listen-only mode

In Listen-only mode, the transceiver's transmitter is disabled, effectively providing a transceiver listen-only feature. The receiver will still convert the analog bus signal on pins CANH and CANL into digital data, available for output on pin RXD. As in Normal mode, the bus pins are biased at  $0.5V_{CC}$  and pin INH remains active.

### 7.1.3. Standby mode

Standby mode is the NCA1043B's first-level power saving mode, offering reduced current consumption. In Standby mode, the transceiver is unable to transmit or receive data and the low-power receiver is activated to monitor bus activity. The bus pins are biased at ground level (via  $R_i$ ). Pin INH is still active, so voltage regulators controlled by this pin will also be active.

Pins RXD and ERR\_N will reflect any active wake-up requests (provided that  $V_{IO}$  and  $V_{BAT}$  are present).

### 7.1.4. Go-to-Sleep mode

Go-to-Sleep mode is the controlled route for entering Sleep mode. In Go-to-Sleep mode, the transceiver behaves as in Standby mode, with the addition that a go-to-sleep command is issued to the transceiver. The transceiver will remain in Go-to-Sleep mode for the minimum hold time ( $t_{h(min)}$ ) before entering Sleep mode. The transceiver will not enter Sleep mode if the state of pin STB\_N or pin EN is changed or if the Wake flag is set before  $t_{h(min)}$  has elapsed.

### 7.1.5. Sleep mode

Sleep mode is entered via Go-to-Sleep mode, and also when the undervoltage detection time on either  $V_{CC}$  or  $V_{IO}$  elapses before the relevant voltage level has recovered. In Sleep mode, the transceiver behaves as described for Standby mode, with the exception that pin INH is set floating. Voltage regulators controlled by this pin will be switched off, and the current into pin  $V_{BAT}$  will be reduced to a minimum. Pins STB\_N, EN and the Wake flag can be used to wake up a node from Sleep mode.

## 7.2. Internal flags

The NCA1043B makes use of seven internal flags for its fail-safe fallback mode control and system diagnosis support. Five of these flags can be polled by the controller via pin ERR\_N. Which flag is available on pin ERR\_N at any time depends on the active operating mode and on a number of other conditions. Table 7.2 describes how to access these flags

Table 7.2 Accessing internal flags via pin ERR\_N

Internal flag	Flag is available on pin ERR_N <sup>1</sup>	Flag is cleared
UV <sub>NOM</sub>	No	by setting the Pwon or Wake flags, by a LOW-to-HIGH transition on STB_N or when both V <sub>IO</sub> and V <sub>BAT</sub> have recovered.
UV <sub>BAT</sub>	No	when V <sub>BAT</sub> has recovered
Pwon	in Listen-only mode (coming from Standby mode, Go-to-Sleep mode, or Sleep mode)	on entering Normal mode
Wake	in Standby mode, Go-to-Sleep mode, and Sleep mode (provided that V <sub>IO</sub> and V <sub>BAT</sub> are present)	on entering Normal mode or by setting the UV <sub>NOM</sub> flag
Wake-up source	in Normal mode (before the fourth dominant-to-recessive edge on pin TXD <sup>2</sup> )	on leaving Normal mode
Bus failure	in Normal mode (after the fourth dominant-to-recessive edge on pin TXD <sup>2</sup> )	on re-entering Normal mode or by setting the Pwon flag
Local failure	in Listen-only mode (coming from Normal mode)	on entering Normal mode or when RXD is dominant while TXD is recessive (provided that all local failures are resolved) or by setting the Pwon flag

- 1) Pin ERR\_N is an active-LOW output, so a LOW-level indicates a set flag and a HIGH-level indicates a cleared flag. Allow pin ERR\_N to stabilize for at least 8 us after changing operating modes.
- 2) Allow for a TXD dominant time of at least 4 us per dominant-recessive cycle.

### 7.2.1. UV<sub>NOM</sub> flag

UV<sub>NOM</sub> is the V<sub>CC</sub> and V<sub>IO</sub> undervoltage detection flag. The flag is set when the voltage on pin V<sub>CC</sub> drops below the V<sub>CC</sub> undervoltage detection voltage, V<sub>uvd(VCC)</sub>, for longer than the undervoltage detection time, t<sub>det(uv)</sub>, or when the voltage on pin V<sub>IO</sub> drops below V<sub>uvd(VIO)</sub> for longer than t<sub>det(uv)</sub>. When the UV<sub>NOM</sub> flag is set, the transceiver enters Sleep mode to save power and to ensure the bus is not disturbed. In Sleep mode the voltage regulators connected to pin INH are disabled, avoiding any extra power consumption that might be generated as a result of a short-circuit condition.

Any wake-up request, setting the Pwon flag or a LOW-to-HIGH transition on STB\_N will clear UV<sub>NOM</sub> and the timers, allowing the voltage regulators to be reactivated (at least until UV<sub>NOM</sub> is set again). UV<sub>NOM</sub> will also be cleared if both V<sub>CC</sub> and V<sub>IO</sub> recover for longer than the undervoltage recovery time, t<sub>rec(uv)</sub>. The transceiver will then switch to the operating mode indicated by the logic levels on pins STB\_N and EN (see Figure 7.1 and Table 7.1).

### 7.2.2. UV<sub>BAT</sub> flag

UV<sub>BAT</sub> is the V<sub>BAT</sub> undervoltage detection flag. This flag is set when the voltage on pin V<sub>BAT</sub> drops below V<sub>uvd(VBAT)</sub>. When UV<sub>BAT</sub> is set, the transceiver will try to enter Standby mode to save power and will disengage from the bus (zero load). UV<sub>BAT</sub> is cleared when the voltage on pin V<sub>BAT</sub> recovers. The transceiver will then switch to the operating mode indicated by the logic levels on pins STB\_N and EN (see Figure 7.1 and Table 7.1).

### 7.2.3. Pwon flag

Pwon is the V<sub>BAT</sub> power-on flag. This flag is set when the voltage on pin V<sub>BAT</sub> recovers after previously dropping below V<sub>uvd(VBAT)</sub> (usually because the battery was disconnected). Setting the Pwon flag clears the UV<sub>NOM</sub> flag and timers. The Wake and Wake-up source flags are set to ensure consistent system power-up under all supply conditions. In Listen-only mode the Pwon flag can be polled via pin ERR\_N (see Table 7.2). The flag is cleared when the transceiver enters Normal mode.

### 7.2.4. Wake flag

The Wake flag is set when the transceiver detects a local or remote wake-up request. A local wake-up request is detected when the logic level on pin WAKE changes, and the new level remains stable for at least t<sub>wake</sub>. The Wake flag can be set in Standby mode, Go-to-Sleep mode or Sleep mode. Setting the Wake flag clears the UV<sub>NOM</sub> flag and timers. Once set, the Wake flag status is immediately available on pins ERR\_N and RXD (provided V<sub>IO</sub> and V<sub>BAT</sub> are present). This flag is also set at power-on and cleared when the UV<sub>NOM</sub> flag is set or the transceiver enters Normal mode.

### 7.2.5. Remote wake-up (via the CAN bus)

The NCA1043B wakes up from Standby or Sleep mode when a dedicated wake-up pattern (specified in ISO 11898-2: 2024) is detected on the bus. This filtering helps avoid spurious wake-up events. A spurious wake-up sequence could be triggered by, for example, a dominant clamped bus or by dominant phases due to noise or spikes on the bus.

The wake-up pattern consists of:

- a dominant phase of at least  $t_{\text{wake(busdom)}}$  followed by
- a recessive phase of at least  $t_{\text{wake(busrec)}}$  followed by
- a dominant phase of at least  $t_{\text{wake(busdom)}}$

Dominant or recessive bits between the above-mentioned phases that are shorter than  $t_{\text{wake(busdom)}}$  and  $t_{\text{wake(busrec)}}$  respectively are ignored.

The complete dominant-recessive-dominant pattern must be received within  $t_{\text{to(wake)bus}}$  to be recognized as a valid wake-up pattern (see Figure 7.2). Otherwise, the internal wake-up logic is reset. The complete wake-up pattern will then need to be retransmitted to trigger a wake-up event. Pin RXD remains HIGH until the wake-up event has been triggered.

A wake-up event is not flagged on RXD if any of the following events occurs while a valid wake-up pattern is being received:

- The NCA1043B switches to Normal mode
- The complete wake-up pattern was not received within  $t_{\text{to(wake)bus}}$
- A  $V_{\text{CC}}$  or  $V_{\text{IO}}$  undervoltage is detected ( $\text{UV}_{\text{NOM}}$  flag set)




Figure 7.2 Wake-up timing

### 7.2.6. Wake-up source flag

Wake-up source recognition is provided via the Wake-up source flag, which is set when the Wake flag is set by a local wake-up request via the WAKE pin. The Wake-up source flag can be polled via the ERR\_N pin in Normal mode (see Table 7.1). This flag is also set at power-on and cleared when the transceiver leaves Normal mode.

### 7.2.7. Bus failure flag

The Bus failure flag is set if the transceiver detects a bus line short-circuit condition to  $V_{\text{BAT}}$ ,  $V_{\text{CC}}$  or GND during four consecutive dominant-recessive cycles on pin TXD, while trying to drive the bus lines dominant. The Bus failure flag can be polled via the ERR\_N pin in Normal mode (see Table 7.1). This flag is cleared at power-on or when the transceiver re-enters Normal mode.

### 7.2.8. Local failure flag

In Normal and Listen-only modes, the transceiver can distinguish four different local failure events, any of which will cause the Local failure flag to be set. The four local failure events are: TXD dominant clamping, TXD-to-RXD short circuit, bus dominant clamping and an overtemperature event. The nature and detection of these local failures is described in Section 7.3. The Local failure flag can be polled via the ERR\_N pin in Listen-only mode (see Table 7.1). This flag is cleared at power-on, when entering Normal mode or when RXD is dominant while TXD is recessive, provided that all local failures have been resolved.

## 7.3. Local Failures

The NCA1043B can detect four different local failure conditions. Any of these failures will set the Local failure flag, and in most cases the transmitter of the transceiver will be disabled.

### 7.3.1. TXD dominant time-out function

A permanent LOW level on pin TXD (due to a hardware or software application failure) would drive the CAN bus into a permanent dominant state, blocking all network communications. The TXD dominant time-out function prevents such a network lock-up by



disabling the transmitter if pin TXD remains LOW for longer than the TXD dominant time-out time  $t_{to(dom)TXD}$ . The  $t_{to(dom)TXD}$  timer defines the minimum possible bit rate of 40 kbit/s. The transmitter remains disabled until the Local failure flag has been cleared.

#### 7.3.2. TXD-to-RXD short-circuit detection

A short-circuit between pins RXD and TXD would lock the bus in a permanent dominant state once it had been driven dominant, because the low-side driver of RXD is typically stronger than the high-side driver of the controller connected to TXD. TXD-to-RXD short-circuit detection prevents such a network lock-up by disabling the transmitter. The transmitter remains disabled until the Local failure flag has been cleared.

#### 7.3.3. Bus dominant time-out function

A CAN bus short circuit (to  $V_{BAT}$ ,  $V_{CC}$  or GND) or a failure in one of the other network nodes could result in a differential voltage on the bus high enough to represent a bus dominant state. Because a node will not start transmission if the bus is dominant, the normal bus failure detection will not detect this failure, but the bus dominant clamping detection will. The Local failure flag is set if the dominant state on the bus persists for longer than  $t_{to(dom)bus}$ . By checking this flag, the controller can determine if a clamped bus is blocking network communications. There is no need to disable the transmitter. Note that the Local failure flag does not retain a bus dominant clamping failure and is released as soon as the bus returns to recessive state.

#### 7.3.4. Overtemperature detection

If the junction temperature becomes excessive, the transmitter will shut down in time to protect the output drivers from overheating without compromising the maximum operating temperature. The transmitter will remain disabled until the Local failure flag has been cleared.

### 7.4. VIO supply pin

Pin VIO should be connected to the microcontroller supply voltage. This will cause the signal levels of pins TXD, RXD, STB\_N, EN and ERR\_N to be adjusted to the I/O levels of the microcontroller, facilitating direct interfacing without the need for glue logic.

### 7.5. WAKE pin

A local wake-up event is triggered by a LOW-to-HIGH or HIGH-to-LOW transition on the WAKE pin, allowing for maximum flexibility when designing a local wake-up circuit. To minimize current consumption, the internal bias voltage will follow the logic state on the pin after a delay of  $t_{wake}$ . A HIGH level on pin WAKE is followed by an internal pull-up to  $V_{BAT}$ . A LOW level on pin WAKE is followed by an internal pull-down towards GND. In applications that don't make use of the local wake-up facility, it is recommended that the WAKE pin be connected to  $V_{BAT}$  or GND to ensure optimal EMI performance.

## 8. Application Note

### 8.1. Typical Application Circuit




Figure 8.1 Typical Application Circuit

## 9. Package Information




Figure 9.1 SOP14 Package Shape and Dimension in millimeters







Figure 9.2 DFN14 Package Shape and Dimension in millimeters


## 10. Ordering Information

<i>Part Number</i>	<i>Max Data Rate (Mbps)</i>	<i>Temperature</i>	<i>MSL</i>	<i>Package Type</i>	<i>Package Drawing</i>	<i>SPQ</i>
NCA1043B-Q1SPKR	5	-40 to 125°C	3	SOP14	SOP14	2500
NCA1043B-Q1DNKR	5	-40 to 125°C	2	DFN14	DFN14	6000
NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures. All devices are AEC-Q100 qualified.						

## 11. Tape and Reel Information



Direction of Feed



Quadrant  
Designations





Figure 11.1 Tape and Reel Information of SOP14



W	E	F	D0	D1	P0	P2	10P0	P1	A0	A1	B0	B1	K0	K1	T
12.00	1.75	5.50	1.50	1.50	4.00	2.00	40.00	8.00	3.30		4.80		1.10		0.30
±0.30	±0.10	±0.10	+0.10/-0	+0.10/-0	±0.10	±0.10	±0.20	±0.10	±0.10		±0.10		±0.10		±0.05





Figure 11.2 Tape and Reel Information of DFN14

## 12. Revision History

Revision	Description	Date
1.0	Initial Version.	2024/9/11



## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense ([www.novosns.com](http://www.novosns.com)).

**Suzhou Novosense Microelectronics Co., Ltd**